Change search
ReferencesLink to record
Permanent link

Direct link
Highly selective HBr etch process for fabrication of Triple-Gate nano-scale SOI-MOSFETs
AMO GmbH, AMICA, Aachen, Germany.
Show others and affiliations
2004 (English)In: Microelectronic Engineering, ISSN 0167-9317, Vol. 73-74, no SI, 346-350 p.Article in journal (Refereed) Published
Abstract [en]

New three-dimensional device concepts are considered necessary for the ultimate scaling of the gate length of metal-oxide-semiconductor field effect transistors (MOSFETs). Both Triple-Gate field effect transistors and FinFETs require a gate etch process with excellent selectivity over the gate oxide material. In this work, a highly selective, anisotropic gate etch process using HBr and O-2 as the reactive gases in an inductively coupled plasma reactive ion etch tool is described. Polysilicon thickness measurements have been taken to calculate etch rate and uniformity. Polysilicon wafers for each experimental condition were given different overetch times and SiO2 losses were plotted against time, with the gradient yielding the SiO2 etch rate. The optimized etch process yields excellent results for nanoscale polysilicon gates.

Place, publisher, year, edition, pages
2004. Vol. 73-74, no SI, 346-350 p.
Keyword [en]
Triple-Gate MOSFET, SOI, HBr, FinFET
National Category
Nano Technology
URN: urn:nbn:se:kth:diva-50515DOI: 10.1016/j.mee.2004.02.065ISI: 000222145400061OAI: diva2:495392
QC 20120222Available from: 2012-02-08 Created: 2011-12-06 Last updated: 2012-02-22Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Lemme, Max C.
In the same journal
Microelectronic Engineering
Nano Technology

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 100 hits
ReferencesLink to record
Permanent link

Direct link