Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Case study of interconnect analysis for standing wave oscillator design
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
Show others and affiliations
2005 (English)In: 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, 456-459 p.Conference paper, Published paper (Refereed)
Abstract [en]

As a result of continuous downscaling CMOS technology, on-chip interconnects play critical role in highspeed circuits design. In this paper, geometry based accurate circuit model of interconnect is extracted for high-speed circuits design and analysis. This is demonstrated through a 10GHz standing wave oscillator (SWO) for global clock distribution. The results show that the skew of the clock is well controlled (about 1ps) while the clock frequency variation is about 20% because power/ground return paths exist in different metal layers. Hence, for high-speed circuits, the parameters of interconnect should be predictable according to its geometry in order to avoid design iterations and speed time-to-market. Meanwhile, robust circuit architectures should be adopted for tolerating the parameters variation of interconnects.

Place, publisher, year, edition, pages
2005. 456-459 p.
Series
IEEE International Symposium on Circuits and Systems, ISSN 0271-4302
Keyword [en]
10 GHz; CMOS SWO; clock frequency variation; clock skew; geometry based interconnect circuit model; global clock distribution oscillator; high-speed circuits; interconnect circuit model; metal layer power/ground return paths; on-chip interconnect analysis; parameter variation tolerance; standing wave oscillator; CMOS integrated circuits; MMIC oscillators; integrated circuit interconnections; integrated circuit modelling;
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-79927DOI: 10.1109/ISCAS.2005.1464623ISI: 000232002400115Scopus ID: 2-s2.0-51849105602OAI: oai:DiVA.org:kth-79927DiVA: diva2:496269
Conference
IEEE International Symposium on Circuits and Systems (ISCAS). Kobe, JAPAN. MAY 23-26, 2005
Note
QC 20120227Available from: 2012-02-09 Created: 2012-02-09 Last updated: 2012-02-27Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Shen, MeigenZheng, Li-RongTenhunen, Hannu
By organisation
Microelectronics and Information Technology, IMIT
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 20 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf