Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Technology challenges in silicon devices beyond the 16 nm node
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits. (EKT)ORCID iD: 0000-0002-5845-3032
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits. (EKT)ORCID iD: 0000-0001-6705-1660
Show others and affiliations
2011 (English)In: Proceedings of the 18th International Conference: Mixed Design of Integrated Circuits and Systems, MIXDES 2011, 2011, 27-31 p.Conference paper, Published paper (Refereed)
Abstract [en]

An overview of metallic source/drain (MSD) contacts in nano-scaled MOSFET technology is provided in this paper. MSD contacts offer several benefits for nano-scaled CMOS, i.e. extremely low S/D parasitic resistance, abruptly sharp junctions between S/D and channel and preferably low temperature processing. In order to achieve high performance MSD MOSFETs, many design parameters such as Schottky barrier height (SBH), S/D to gate underlap, top Si layer thickness, oxide thickness should be optimized. Recently, efforts have been invested in MSD MOSFETs based on Pt- and Ni-silicide implementation and several promising results have been reported in literature. The experimental work as well as the results of Monte Carlo simulations by several investigators, including the authors, is discussed in this paper. It will be shown that the present results place MSD MOSFETs as a competitive candidate for future generations of CMOS technology.

Place, publisher, year, edition, pages
2011. 27-31 p.
Keyword [en]
CMOS technology;MSD contacts;Monte Carlo simulations;S/D parasitic resistance;Schottky barrier height;Si;design parameters;high performance MSD MOSFET;low temperature processing;metallic source/drain contacts;nanoscaled CMOS;nanoscaled MOSFET technology;oxide thickness;silicon devices;size 16 nm;MOSFET;Monte Carlo methods;elemental semiconductors;nanoelectronics;silicon;
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-85969Scopus ID: 2-s2.0-80053316424ISBN: 978-839320750-3 (print)OAI: oai:DiVA.org:kth-85969DiVA: diva2:500251
Conference
18th International Conference - Mixed Design of Integrated Circuits and Systems, MIXDES 2011. Gliwice. 16 June 2011 - 18 June 2011
Note
QC 20120214Available from: 2012-02-13 Created: 2012-02-13 Last updated: 2012-02-14Bibliographically approved

Open Access in DiVA

No full text

Scopus

Authority records BETA

Hellström, Per-ErikMalm, Gunnar

Search in DiVA

By author/editor
Östling, MikaelLuo, Jun HangGudmundsson, ValurHellström, Per-ErikMalm, Gunnar
By organisation
Integrated Devices and Circuits
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 38 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf