Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
System Analysis and Hardware/Software Based Approach Partitioning of Dataflow Programs
KTH, School of Information and Communication Technology (ICT).
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Demand for more system functionality and computational resources are increasing exponentially. Available hardware technology can barely operate at higher frequencies and densities due to silicon and electron physical properties. This therefore drives the need to move towards parallel systems. Available programming languages are mainly designed with single CPU in mind and lose their competence when it comes to multicore systems that are already available. Dataflow programming and the CAL Actor Language (CAL) appears to be a promising solution.

As part of the Ptolemy II project, CAL was invented for the specification of dataflow models. It increased the typical programming abstraction level to a higher abstraction level. This feature makes CAL an appropriate choice for system level specification and a method to achieve the desired computational performance in shorter time. There are existing CAL tools that can generate code for both hardware as well as software design. This feature makes CAL a potential solution for entire system development in the near future. It is notable that CAL has been recently adopted by ISO/MPEG as a specification language for MPEG-RVC (Moving Picture Experts Group - Reconfigurable Video Coding).

The main aim of this thesis is to develop a method based on the existing tools that will enable CAL users to arbitrarily map functional units to hardware (FPGA fabric) or software (Processors) without any notion and knowledge of underlying interconnection and hardware design. Alongside this, the developed method is analyzed and a cost function and partitioning guidelines are presented at the end of this master thesis work.

Place, publisher, year, edition, pages
2011. , 123 p.
Series
Trita-ICT-EX, 252
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-90231OAI: oai:DiVA.org:kth-90231DiVA: diva2:504563
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2012-02-21 Created: 2012-02-21 Last updated: 2012-02-21Bibliographically approved

Open Access in DiVA

fulltext(2022 kB)283 downloads
File information
File name FULLTEXT01.pdfFile size 2022 kBChecksum SHA-512
4bac25dfc5d8ae8463ffe95e02075c13507890754268bdd677a70aae2c14a3193bfad9aa3c7cefad42d93ef152908c6a245e71f652ab733d9b366fae188f3ffa
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 283 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 125 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf