Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Synthesizing Software from a ForSyDe Model Targeting GPGPUs
KTH, School of Information and Communication Technology (ICT).
2012 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Today, a plethora of parallel execution platforms are available. One platform in particular is the GPGPU – a massively parallel architecture designed for exploiting data parallelism. However, GPGPUS are notoriously difficult to program due to the way data is accessed and processed, and many interconnected factors affect the performance. This makes it an exceptionally challengingtask to write correct and high-performing applications for GPGPUS.

This thesis project aims to address this problem by investigating how ForSyDe models – a software engineering methodology where applications are modeled at a very high level of abstraction – can be synthesized into CUDA C code for execution on NVIDIA CUDA-enabled graphics cards. The report proposes a software synthesis process which discovers one type of potential data parallelism in a model and generates either pure C or CUDA C code. A prototype of the software synthesis component has also been implemented and tested on models derived from two applications – a Mandelbrot generator and an industrial-scale image processor. The synthesized CUDA code produced in the tests was shown to be both correct and efficient, provided there was enough computation complexity in the processes to amortize the overhead cost of using the GPGPU.

Place, publisher, year, edition, pages
2012. , 147 p.
Series
Trita-ICT-EX, 13
Keyword [en]
ForSyDe, abstract program models, software synthesis, gpgpu, cuda, C
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-90332OAI: oai:DiVA.org:kth-90332DiVA: diva2:504941
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science in Engineering - Computer Science and Technology
Uppsok
Technology
Examiners
Available from: 2012-02-22 Created: 2012-02-22 Last updated: 2012-02-22Bibliographically approved

Open Access in DiVA

fulltext(725 kB)897 downloads
File information
File name FULLTEXT01.pdfFile size 725 kBChecksum SHA-512
ce288d22f530b4b905916f3c3b51700bc302d31cb3b73650a15fcdd09fab095b38a144a1d960f95dd34fee70fc5d6e393404e109f2c1aa927227de6a4a5b3de0
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 897 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 720 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf