Performance Modeling of Distributed Memory Architectures
1991 (English)In: Journal of Parallel and Distributed Computing, ISSN 0743-7315, E-ISSN 1096-0848, Vol. 12, no 4, 300-312 p.Article in journal (Refereed) Published
We provide performance models for several primitive operations on data structures distributed over memory units interconnected by a Boolean cube network. In particular, we model single-source and multiple-source concurrent broadcasting or reduction, concurrent gather and scatter operations, shifts along several axes of multidimensional arrays, and emulation of butterfly networks. We also show how the processor configuration, the data aggregation, and the encoding of the address space affect the performance for two important basic computations: the multiplication of arbitrarily shaped matrices and the Fast Fourier Transform. We also give an example of the performance behavior for local matrix operations for a processor with a single path to local memory and a set of processor registers. The analytic models are verified by measurements on the Connection Machine Model CM-2.
Place, publisher, year, edition, pages
1991. Vol. 12, no 4, 300-312 p.
Computer and Information Science
IdentifiersURN: urn:nbn:se:kth:diva-91009DOI: 10.1016/0743-7315(91)90002-QOAI: oai:DiVA.org:kth-91009DiVA: diva2:507674
NR 201408052012-03-052012-03-05Bibliographically approved