Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Accurate Performance Exploration of System-on-Chip using TLM
KTH, School of Information and Communication Technology (ICT).
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Increased complexity of system-on-chips (SoC) makes performance exploration with register transfer level (RTL) models to be both time consuming and to appear too late in the design cycle. Instead of RTL, transaction level models (TLM) have emerged as a dominant candidate for modeling of these complex SoCs. Transaction level models are abstracting implementation details and are therefore less complex to implement and execute much faster than RTL. However, an open issue is to define and measure how accurate TLM models are as compared to RTL. In this thesis, accuracy of a TLM model is defined and quantified by introducing metrics that are used to compare RTL and TLM models. The metrics introduced are transaction time, start time, relative throughput and transaction reordering. From the metrics, an error between RTL and TLM is calculated and presented.

The thesis discusses how to generate proper stimuli for models, collect the metric, and how to calculate and represent the error to the designer. The proposed methodology for accuracy measurement is using TLM2 definitions and may therefore be applied to any TLM model. This methodology is applied to experiment a multi-port memory that is modeled as an approximately timed TLM. Defined metrics are collected from the same scenarios applied to both RTL and TLM models. Accuracy measurements at system and sub-system level can be integrated with the verification environment to systematically develop and refine accurate TLM models for performance exploration

Place, publisher, year, edition, pages
2012. , 56 p.
Series
Trita-ICT-EX, 4
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-92231OAI: oai:DiVA.org:kth-92231DiVA: diva2:512839
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2012-03-29 Created: 2012-03-29 Last updated: 2012-03-29Bibliographically approved

Open Access in DiVA

fulltext(1242 kB)748 downloads
File information
File name FULLTEXT01.pdfFile size 1242 kBChecksum SHA-512
87b52dd7d7b5a8bc82d11de0d2c7caa46db28a592b7fe9904fd625f020d01ae531b24cd1f1b99ecd2d4007539cddea15072d119fd73c1d38c2e7eeda8b6fffe5
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 748 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 246 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf