Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Low-Frequency Noise in High-k LaLuO3/TiN MOSFETs
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits. (EKT)
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits. (EKT)ORCID iD: 0000-0001-6459-749X
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits. (EKT)ORCID iD: 0000-0001-6705-1660
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits. (EKT)ORCID iD: 0000-0002-5845-3032
2012 (English)In: Solid-State Electronics, ISSN 0038-1101, E-ISSN 1879-2405, Vol. 78, no SI, 51-55 p.Article in journal (Refereed) Published
Abstract [en]

Low-frequency noise (LFN) characterization of high-k LaLuO3/TiN nMOS transistors is presented. The experimental results including the noise spectrum and normalized power noise density and mobility are reported. The noise results were successfully modeled to the correlated number and mobility fluctuation noise equation. High-k dielectric devices show lower mobility and roughly one to two orders of magnitude higher low-frequency noise which is comparable to the hafnium based oxide layers. The implementation of higher-k LaLuO3 seems to be a suitable candidate to the trade-off between equivalent oxide thickness scaling and low frequency noise.

Place, publisher, year, edition, pages
Elsevier, 2012. Vol. 78, no SI, 51-55 p.
Keyword [en]
Low-frequency noise, high-k dielectrics, mobility degradation, charge traps, characterization
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
SRA - ICT
Identifiers
URN: urn:nbn:se:kth:diva-95735DOI: 10.1016/j.sse.2012.05.070ISI: 000309313600010Scopus ID: 2-s2.0-84866135278OAI: oai:DiVA.org:kth-95735DiVA: diva2:529040
Projects
Fundamental noise studies on strain-engineered and high-mobility nano-scale transistors
Funder
Swedish Research Council, 2008-5465StandUp
Note

This is the author’s version of a work that was accepted for publication in Solid-State Electronics. Changes resulting from the publishing process, such as peer review, editing, corrections, structural formatting, and other quality control mechanisms may not be reflected in this document. Changes may have been made to this work since it was submitted for publication. A definitive version was subsequently published in Solid-State Electronics, VOL 78,December 2012, Pages 51–55 DOI10.1016/j.sse.2012.05.070

QC 20121005

Available from: 2012-10-05 Created: 2012-05-29 Last updated: 2017-12-07Bibliographically approved
In thesis
1. Low-frequency noise in high-k gate stacks with interfacial layer engineering
Open this publication in new window or tab >>Low-frequency noise in high-k gate stacks with interfacial layer engineering
2015 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

The rapid progress of complementary-metal-oxide-semiconductor (CMOS) integrated circuit technology became feasible through continuous device scaling. The implementation of high-k/metal gates had a significantcontribution to this progress during the last decade. However, there are still challenges regarding the reliability of these devices. One of the main issues is the escalating 1/fnoise level, which leads to degradation of signal-to-noise ratio (SNR) in electronic circuits. The focus of this thesis is on low-frequency noise characterization and modeling of various novel CMOS devices. The devices include PtSi Schottky-barriers  for source/drain contactsand different high-kgatestacksusingHfO2, LaLuO3 and Tm2O3 with different interlayers. These devices vary in the high-k material, high-k thickness, high-k deposition method and interlayermaterial. Comprehensive electrical characterization and low-frequency noise characterization were performed on various devices at different operating conditions. The noise results were analyzed and models were suggested in order to investigate the origin of 1/f noise in these devices. Moreover, the results were compared to state-of-the-art devices.

High constant dielectrics limit the leakage current by offering a higher physical dielectric thickness while keeping the Equivalent Oxide Thickness (EOT) low. Yet, the 1/f noise increases due to higher number of traps in the dielectric and also deterioration of the interface with silicon compared to SiO2. Therefore, in order to improve the interface quality, applying an interfacial layer (IL) between the high-k layer and silicon is inevitable. Very thin, uniform insitu fabricated SiO2 interlayers with HfO2 high-k dielectric have been characterized. The required thickness of SiO2 as IL for further scaling has now reached below 0.5 nm. Thus, one of the main challenges at the current technology node is engineering the interfacial layer in order to achieve both high quality interface and low EOT. High-k ILs are therefore proposed to substitute SiOx dielectrics to fulfill this need. In this work, we have made the first experiments on low-frequency noise studies on TmSiO as a high-k interlayer with Tm2O3 or HfO2 on top as high-k dielectric. The TmSiO/Tm2O3 shows a lower level of noise which is suggested to be related to smoother interface between the TmSiO and Tm2O3. We have achieved excellentnoise performancefor TmSiO/Tm2O3 and TmSiO/HfO2 gate stacks which are comparableto state-of-the-art SiO2/HfO2 gate stacks.

Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2015. xv, 60 p.
Series
TRITA-ICT, 2015:21
Keyword
CMOS, high k, 1/ f noise, low-frequency noise, number fluctuations, mobility fluctuat ions, traps, interfacial layer, TmSiO, Tm 2O3
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Information and Communication Technology
Identifiers
urn:nbn:se:kth:diva-177911 (URN)978-91-7595-751-7 (ISBN)
Public defence
2015-12-18, Sal/hall C, Elektrum, KTH-ICT, Kista, 10:00 (English)
Opponent
Supervisors
Note

QC 20151130

Available from: 2015-11-30 Created: 2015-11-30 Last updated: 2015-11-30Bibliographically approved

Open Access in DiVA

open(374 kB)438 downloads
File information
File name FULLTEXT03.pdfFile size 374 kBChecksum SHA-512
b7a29a06b56afcb39574be2e5ff5c02557e1002bd3317b8beca81fcbbae14c16f36533a9fd6796ae3f3bc8191763126911900ff453284692d08a7a338026efc4
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopusSciencedirect

Authority records BETA

Malm, GunnarHellström, Per-Erik

Search in DiVA

By author/editor
Olyaei, MaryamMalm, GunnarHellström, Per-ErikÖstling, Mikael
By organisation
Integrated Devices and Circuits
In the same journal
Solid-State Electronics
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 438 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 95 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf