Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Low-latency no-handshake GALS interfaces for fast-receiver links
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2012 (English)In: Proceedings of the IEEE International Conference on VLSI Design, IEEE , 2012, 191-196 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper we introduce a novel interface for Globally-Asynchronous, Locally-Synchronous systems which does not use any form of handshake to cross the gap between the clock domains. In particular, links in which the Receiver runs faster than the Transmitter are targeted. The interface works by finding an approximate ratio between the clock frequencies. Then, ratiochronous synchronizers that can tolerate clock drifts are employed to transmit data from the Transmitter to the Receiver clock domain. Thanks to the periodic properties of rationally-related systems, no handshake is employed and the average latency of the interface is decreased ∌ 75% compared to state-of-the-art GALS interfaces. Additionally, the interface uses only standard cells and, save for a delay line, can be designed at Register Transfer Level.

Place, publisher, year, edition, pages
IEEE , 2012. 191-196 p.
Series
International Conference on VLSI Design. Proceedings, ISSN 1063-9667
Keyword [en]
Approximate ratio, Clock domains, Clock drift, Clock frequency, Low-latency, Periodic properties, Register transfer level, Standard cell, Transmit data, Clocks, Electric batteries, Transmitters, Wireless sensor networks, Embedded systems
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-98578DOI: 10.1109/VLSID.2012.69Scopus ID: 2-s2.0-84859909892ISBN: 978-076954638-4 (print)OAI: oai:DiVA.org:kth-98578DiVA: diva2:538377
Conference
25th International Conference on VLSI Design, VLSID 2012 and the 11th International Conference on Embedded Systems; Hyderabad;7 January 2012 through 11 January 2012
Note
QC 20120629Available from: 2012-06-29 Created: 2012-06-28 Last updated: 2012-06-29Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Chabloz, Jean-MichelHemani, Ahmed
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 30 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf