Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Classification of Massively Parallel Computer Architectures
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2012 (English)In: Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012, IEEE , 2012, 344-351 p.Conference paper, Published paper (Refereed)
Abstract [en]

Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet spot between engineering and computational efficiency, massively parallel Coarse Grain Reconfigurable Architectures(CRGAs) have been researched. While these articles have been surveyed, they have not been rigorously classified to enable objective differentiation and comparison for performance, area and flexibility. In this paper, we extend the well known Skillicorn taxonomy to create new classes, present a scoring system to rate these classes on flexibility, and present equations for early estimation of area and configuration overheads. Furthermore, we use this extended classification scheme to classify and compare 25 different massively parallel architectures that covers most of the reported CGRAs and other well known multi and many core architectures.

Place, publisher, year, edition, pages
IEEE , 2012. 344-351 p.
Series
IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum-IPDPSW, ISSN 2164-7062
Keyword [en]
CGRAs, Coarse Grain Reconfigurable Architectures, Dynamically Reprogrammable Resource Arrays
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:kth:diva-105619DOI: 10.1109/IPDPSW.2012.42ISI: 000309409400039Scopus ID: 2-s2.0-84867414479ISBN: 978-0-7695-4676-6 (print)OAI: oai:DiVA.org:kth-105619DiVA: diva2:571540
Conference
2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012; Shanghai; 21 May 2012 through 25 May 2012
Note

QC 20121123

Available from: 2012-11-23 Created: 2012-11-23 Last updated: 2012-11-23Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Shami, Muhammad AliHemani, Ahmed
By organisation
Electronic Systems
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 162 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf