Three-phase time-aware energy minimization with DVFS and unrolling for Chip Multiprocessors
2012 (English)In: Journal of systems architecture, ISSN 1383-7621, E-ISSN 1873-6165, Vol. 58, no 10, 439-445 p.Article in journal (Refereed) Published
Energy consumption has been one of the most critical issues in the Chip Multiprocessor (CMP). Using the Dynamic Voltage and Frequency Scaling (DVFS), a CMP system can achieve a balance between the performance and the energy-efficiency. In this paper, we propose a three-phase discrete DVFS algorithm for a CMP system dedicated to applications where the period of the applications' task graph is smaller than the deadline of tasks. In these applications, multiple task graphs are unrolled and then concatenated together to form a new task graph. The proposed DVFS algorithm is applied to the newly formed task graph to stretch tasks' execution time, lower operating frequencies of processors and achieve the system power efficiency. Experimental results show that the proposed algorithm reduces the energy dissipation by 25% on average, compared to previous DVFS approaches.
Place, publisher, year, edition, pages
2012. Vol. 58, no 10, 439-445 p.
Real-time, CMP, Energy, DVFS, Task graph, Unrolling
Engineering and Technology
IdentifiersURN: urn:nbn:se:kth:diva-109563DOI: 10.1016/j.sysarc.2012.07.001ISI: 000312175100005ScopusID: 2-s2.0-84867901986OAI: oai:DiVA.org:kth-109563DiVA: diva2:583436
QC 201301082013-01-082013-01-082013-01-08Bibliographically approved