Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Analysis of Exponentially Decaying Pulse Shape DACs in Continuous-Time Sigma-Delta Modulators
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0002-4691-2318
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-3802-7834
2012 (English)In: Electronics, Circuits and Systems (ICECS), 2012 19th IEEE International Conference on, IEEE , 2012, 424-427 p.Conference paper, Published paper (Refereed)
Abstract [en]

The performance of continuous-time (CT) sigma-delta (ΣΔ) modulators is severely degraded by the clock jitter induced timing variation in their feedback digital-to-analog converters (DACs). To mitigate this non-ideality, jitter sensitivity reduction techniques that employ exponentially decaying pulse shape DACs have been recently reported. In this paper, exponentially decaying DACs are investigated and generalized expressions are derived. In addition, another exponentially decaying DAC proposed, which can potentially achieve both good jitter immunity and amplitude efficiency. To validate the theoretical results, the proposed DAC, together with other exponentially decaying DACs, are employed in a 3rd order 1-bit CT ΣΔ modulator test case and evaluated through behavioral simulations.

Place, publisher, year, edition, pages
IEEE , 2012. 424-427 p.
Keyword [en]
Behavioral simulation, Clock-jitter, Continuous-time sigma-delta modulators, Continuoustime, Digital-to-analog converters, Nonideality, Pulse shapes, Sensitivity reduction technique, Sigma-delta, Test case, Theoretical result, Timing variations
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
SRA - ICT
Identifiers
URN: urn:nbn:se:kth:diva-109729DOI: 10.1109/ICECS.2012.6463659Scopus ID: 2-s2.0-84874601068ISBN: 978-146731261-5 (print)OAI: oai:DiVA.org:kth-109729DiVA: diva2:583740
Conference
IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Seville, Spain, 9-12 December, 2012
Funder
Swedish Research Council
Note

QC 20130108

Available from: 2013-01-08 Created: 2013-01-08 Last updated: 2013-04-03Bibliographically approved

Open Access in DiVA

fulltext(378 kB)232 downloads
File information
File name FULLTEXT02.pdfFile size 378 kBChecksum SHA-512
5757ea83de47c7014a0d185969343beaf601bd0e98862ee14815f0a552638af6541a58abdd418d1cf37a0be2b3ad0c2961c6b3f80647a227d80cd946b8d99e04
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopusConference website

Authority records BETA

Tao, ShaRusu, Ana

Search in DiVA

By author/editor
Tao, ShaGarcia, JulianRodriguez Duenas, SaulRusu, Ana
By organisation
Integrated Devices and Circuits
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 232 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 748 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf