An adaptive cache coherence protocol optimized for migratory sharing
1993 (English)Conference paper (Refereed)
Parallel programs that use critical sections and are executed on a shared-memory multiprocessor with a write-invalidate protocol result in invalidation actions that could be eliminated. For this type of sharing, called migratory sharing, each processor typically causes a cache miss followed by an invalidation request which could be merged with the preceding cache-miss request. The authors propose an adaptive protocol that invokes this optimization dynamically for migratory blocks. For other blocks, the protocol works as an ordinary write-invalidate protocol. They show that the protocol is a simple extension to a write-invalidate protocol. Based on a program-driven simulation model of an architecture similar to the Stanford DASH, and a set of four benchmarks, they evaluate the potential performance improvements of the protocol. They find that it effectively eliminates most single invalidations which improves the performance by reducing the shared access penalty and the network traffic.
Place, publisher, year, edition, pages
1993. 109-18 p.
IdentifiersURN: urn:nbn:se:kth:diva-109700OAI: oai:DiVA.org:kth-109700DiVA: diva2:584868
Proceedings of the International Symposium on Computer Architecture (ISCA’93)
NR 201408052013-01-092013-01-082013-01-09Bibliographically approved