Change search
ReferencesLink to record
Permanent link

Direct link
Modelling accesses to stationary data in a shared memory multiprocessor
Lund university.ORCID iD: 0000-0002-9637-2065
Lund university.
1994 (English)Conference paper (Refereed)
Abstract [en]

Cache misses due to coherence and directory maintenance is a major reason for poor performance in shared memory multiprocessors. We show that the relationship between a particular access pattern and cache miss ratios for a class of directory-based, write-invalidate cache coherence protocols can be characterised in a small set of parameters. In order to do this, a reference generator has been designed that, based on parameters automatically extracted from a program, can artificially generate a reference stream that results in the same cold, coherence and directory replacement miss ratios as an execution of the program.

Place, publisher, year, edition, pages
1994. 802-7 p.
National Category
Computer Systems
URN: urn:nbn:se:kth:diva-109673OAI: diva2:584925
Proceedings of 1994 7th International Conference on Parallel and Distributed Computing Systems
NR 20140805Available from: 2013-01-09 Created: 2013-01-08 Last updated: 2013-01-09Bibliographically approved

Open Access in DiVA

No full text

Other links

Search in DiVA

By author/editor
Brorsson, Mats
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 24 hits
ReferencesLink to record
Permanent link

Direct link