Change search
ReferencesLink to record
Permanent link

Direct link
Characterising and modelling shared memory accesses in multiprocessor programs
Lund university.ORCID iD: 0000-0002-9637-2065
Lund university.
1996 (English)In: Parallel Computing, Vol. 22, 869-93 p.Article in journal (Refereed) Published
Abstract [en]

Directory-based, write-invalidate cache coherence protocols are effective in reducing memory latency in shared memory multiprocessors. However, their performance is highly related to the number of coherence actions induced by the application’s access pattern. It is therefore important to understand the nature of data sharing access patterns that lead to cache misses for this class of cache coherence protocols. We identify a set of application parameters that characterises data sharing, the sharing behaviour, for three distinct categories of access patterns: stationary, migratory and producer-consumer accesses. The characterisation can be done in sufficient detail so as to predict the number of cold, coherence and directory replacement misses for a limited-directory cache coherence scheme. To validate a workload model that essentially uses the parameter set as input, a reference generator has been designed. This reference generator is shown to generate the same miss ratio as the workload it models

Place, publisher, year, edition, pages
1996. Vol. 22, 869-93 p.
National Category
Computer Systems
URN: urn:nbn:se:kth:diva-109672OAI: diva2:584926
NR 20140805Available from: 2013-01-09 Created: 2013-01-08 Last updated: 2013-01-09Bibliographically approved

Open Access in DiVA

No full text

Other links

Search in DiVA

By author/editor
Brorsson, Mats
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 36 hits
ReferencesLink to record
Permanent link

Direct link