Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
An integration approach for graphene double-gate transistors
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-1234-6060
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-4637-8001
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0002-5845-3032
Show others and affiliations
2012 (English)In: Solid-State Device Research Conference (ESSDERC), 2012 Proceedings of the European, IEEE , 2012, 250-253 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this work, we propose an integration approach for double gate graphene field effect transistors. The approach includes a number of process steps that are key for microelectronics integration: bottom gates with ultra-thin (2nm) high-quality thermally grown SiO2 dielectrics, shallow trench isolation between devices and atomic layer deposited Al2O3 top gate dielectrics. The complete process flow is demonstrated with fully functional GFET transistors and can be extended to wafer scale processing and other graphene-based devices.

Place, publisher, year, edition, pages
IEEE , 2012. 250-253 p.
Series
European Solid-State Device Research Conference, ISSN 1930-8876
Keyword [en]
Atomic layer deposited, Bottom gate, Double gate, Double-Gate transistor, High quality, Integration approach, Process flows, Process steps, Shallow trench isolation, Ultra-thin, Wafer-scale processing
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-111801DOI: 10.1109/ESSDERC.2012.6343380Scopus ID: 2-s2.0-84870618571ISBN: 978-146731707-8 (print)OAI: oai:DiVA.org:kth-111801DiVA: diva2:587440
Conference
42nd European Solid-State Device Research Conference, ESSDERC 2012, 17 September 2012 through 21 September 2012, Bordeaux
Funder
StandUp
Note

QC 20130114

Available from: 2013-01-14 Created: 2013-01-14 Last updated: 2013-09-03Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Vaziri, Sam

Search in DiVA

By author/editor
Vaziri, SamSmith, Anderson D.Henkel, ChristophÖstling, MikaelLemme, Max C.
By organisation
Integrated Devices and Circuits
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 48 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf