Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Segmented bus based path setup scheme for a distributed memory architecture
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2012 (English)In: Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012, IEEE , 2012, 67-74 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper proposes a composite instruction for path setup and partitioning of a network on chip using segmented buses. The network connects a distributed memory to a coarse grained reconfigurable architecture. The scheme decreases the partitioning and routing instruction in sequencers (S) for the nodes (N) from Nx3 to a single instruction. This reduction in instruction also bear a small performance benefit as less instructions are scheduled onto the network. Furthermore, it is possible to optimizing the system under application specificconstraints. A simple use-case with experiments is defined to show for design trade-offs for these optimization decisions.

Place, publisher, year, edition, pages
IEEE , 2012. 67-74 p.
Keyword [en]
CGRA, Coarse grained reconfigurable architecture, DiMArch, Distributed memory system, DRRA, Memory Systems, Network on Chip, NOC, Path Setup, Segmented Buses, SYLVA, VESYLA
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-116812DOI: 10.1109/MCSoC.2012.34Scopus ID: 2-s2.0-84872573163OAI: oai:DiVA.org:kth-116812DiVA: diva2:601425
Conference
2012 IEEE 6th International Symposium on Embedded Multi-Core Systems on Chips, MCSoC 2012, 20 September 2012 through 22 September 2012, Aizu-Wakamatsu, Fukushima
Note

QC 20130129

Available from: 2013-01-29 Created: 2013-01-28 Last updated: 2013-01-29Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Tajammul, Muhammad AdeelShami, Muhammad AliHemani, Ahmed
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 39 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf