A survey of FPGA dynamic reconfiguration design methodology and applications
2012 (English)In: International Journal of Embedded and Real-Time Communication Systems, ISSN 1947-3176, Vol. 3, no 2, 23-39 p.Article, review/survey (Refereed) Published
FPGA Dynamic Partial Reconfiguration (DPR or PR) technology has emerged and become gradually mature in the recent years. It provides the Time-Division Multiplexing (TDM) capability in utilizing on-chip resources and leads to significant benefits in comparison with conventional static designs. However, the partially reconfigurable design process features additional complexity and technical requirements to the FPGA developers. Hence, PR design approaches are being widely explored and investigated to systematize the development methodology and ease the designers. In this paper, the authors collect several research and engineering projects in this area and present a survey of the design methodology and applications of PR. Research aspects are discussed in various hardware/software layers.
Place, publisher, year, edition, pages
2012. Vol. 3, no 2, 23-39 p.
Adaptive computing, FPGA partialre configuration, Reconfigurable computing, Time division multiplexing
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-118364DOI: 10.4018/jertcs.2012040102ScopusID: 2-s2.0-84872918817OAI: oai:DiVA.org:kth-118364DiVA: diva2:606022
QC 201302182013-02-182013-02-152013-02-18Bibliographically approved