Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Testing of an off-chip NoC protocol using a BIST/Synthesizable Testbench approach
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0002-8072-1742
2012 (English)In: NORCHIP, 2012, IEEE , 2012, 6403128- p.Conference paper, Published paper (Refereed)
Abstract [en]

To make systems infinitely scalable is the holy grail of chip design and crux that needs to be solved in order to invent a sustainable design methodology. Network-on-Chip (NoC) has been suggested as this solution as it replaces the traditional buses for on-chip interconnection purposes. However, to reach infinite scalability, off-chip extensions to the NoC protocols are needed in order to maintain scalability at an affordable cost of manufacturability. Going off-chip introduces more levels of complexity when it comes to testing, not only should the chip testing be speedy, the off-chip connections must also be testable in a fast manner, the fastest way being a set of BISTs testing the whole structure in parallel. In this paper, we present a BIST approach for testing an off-chip NoC protocol used in a 4x4 Network-on-Chip configuration. It has 16 processor-nodes implemented on four interconnected plesiochronous Altera Stratix-II FPGA boards, each board hosting a Quad-core NoC.

Place, publisher, year, edition, pages
IEEE , 2012. 6403128- p.
Keyword [en]
Built-in Self Test, interconnect, multi-core, Network-on-Chip, off-chip/inter-board NoC protocol, on-chip NoC protocol, plesiochronous clocking
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-118503DOI: 10.1109/NORCHP.2012.6403128ISI: 000332453500033Scopus ID: 2-s2.0-84873563702ISBN: 978-146732221-8 (print)OAI: oai:DiVA.org:kth-118503DiVA: diva2:606653
Conference
NORCHIP 2012 Conference, 12 November 2012 through 13 November 2012, Copenhagen
Note

QC 20130220

Available from: 2013-02-20 Created: 2013-02-20 Last updated: 2014-10-14Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Öberg, Johnny

Search in DiVA

By author/editor
Uddin, SaifÖberg, Johnny
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 47 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf