Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
78 nW ultra-low-power 17 kS/s two-step-successive approximation register analogue-to-digital converter for RFID and sensing applications
KTH, School of Information and Communication Technology (ICT), Electronic Systems. KTH, School of Information and Communication Technology (ICT), Centres, VinnExcellence Center for Intelligence in Paper and Packaging, iPACK.
KTH, School of Information and Communication Technology (ICT), Electronic Systems. KTH, School of Information and Communication Technology (ICT), Centres, VinnExcellence Center for Intelligence in Paper and Packaging, iPACK.
2012 (English)In: IET CIRC DEVICE SYST, ISSN 1751-858X, Vol. 6, no 6, 397-405 p.Article in journal (Refereed) Published
Abstract [en]

In this study an ultra-low-power successive approximation register (SAR) analogue-to-digital converter (ADC) for radio frequency identification (RFID) applications is presented. Several techniques are used to further reduce power consumption and relatively elevate the speed of the conventional SAR ADC. These techniques include a low-power comparator with no static current, a dual-stage (resistor-string/capacitive dividing) architecture as digital-to-analogue converter (DAC), and utilising low-power design with the aid of low supply voltages: 0.7 V for DAC, and 0.5 V for SAR block and pulse generator circuitry (PGC). In the DAC architecture fine search will be performed by only two C and 15C capacitors which reduce the silicon area significantly. The circuit designed in 0.18 mu m complementary metal-oxide-semiconductor (CMOS), technology and post-layout simulations show that the 8-bit core ADC consumes almost 78.4 nW at 17.8 kS/s speed whereas the PGC block consumes 84.1 nW. The results show that the proposed ADC has higher speed with almost the same power consumption in comparison to its charge redistribution counterparts.

Place, publisher, year, edition, pages
2012. Vol. 6, no 6, 397-405 p.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-119138DOI: 10.1049/iet-cds.2011.0238ISI: 000314509000003OAI: oai:DiVA.org:kth-119138DiVA: diva2:610316
Note

QC 20130311

Available from: 2013-03-11 Created: 2013-03-07 Last updated: 2013-03-11Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Baghaei-Nejad, MajidZheng, Li-Rong
By organisation
Electronic SystemsVinnExcellence Center for Intelligence in Paper and Packaging, iPACK
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 44 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf