Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Automatic test program generation framework for NoC-based MPSoC compiler validation
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0002-4157-4487
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2011 (English)In: 2011 International Conference on Instrumentation, Measurement, Circuits and Systems (ICIMCS 2011), vol 1: Instrumentation, Measurement, Circuits and Systems, New York: Amer Soc Mechanical Engineers , 2011, 99-103 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper, we propose a systematic method (a framework) for automatic test program generation for Network-on-Chip (NoC) based Multi-Processor System-on-Chip (MPSoC) compiler validation. This framework consists of three parts: specification reader, program generator and platform simulator. By applying this framework, specified test programs for compiler validation are automatically generated as well as their corresponding run time results. The validation productivity is enhanced and the expertise requirement is reduced. We also present an example tool called Automatic VESYLA Generator (AVG) implementing this framework. This tool is used in the Dynamic Reconfigurable Resource Array (DRRA) assembler development in our research group. The experiment shows that on a personal PC, AVG tool generates bug-free test programs more than 100 times faster than a human programmer.

Place, publisher, year, edition, pages
New York: Amer Soc Mechanical Engineers , 2011. 99-103 p.
Keyword [en]
Network-on-Chip, Automatic Test Program Generation, Compiler Validation, DRRA
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-121363DOI: 10.1115/1.859902.paper21ISI: 000306295500021ISBN: 978-0-7918-5990-2 (print)OAI: oai:DiVA.org:kth-121363DiVA: diva2:618685
Conference
International Conference on Instrumentation, Measurement, Circuits and Systems (ICIMCS 2011)
Note

QC 20130429

Available from: 2013-04-29 Created: 2013-04-29 Last updated: 2013-07-04Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Li, ShuoHemani, Ahmed

Search in DiVA

By author/editor
Li, ShuoMalik, OmerHemani, Ahmed
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 39 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf