Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Development of a Predictable Hardware Architecture Template and Integration into an Automated System Design Flow
KTH, School of Information and Communication Technology (ICT).
2013 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The requirements of safety-critical real-time embedded systems pose unique challenges on their design process which cannot be fulfilled with traditional development methods. To ensure their correct timing and functionality, it has been suggested to move the design process to a higher abstraction level, which opens the possibility to utilize automated correct-by-design development flows from a functional specification of the system down to the level of Multiprocessor Systems-on-Chip (MPSoCs). ForSyDe, an embedded system design methodology, presents a flow of this kind by basing system development on the theory of Models of Computation and side-effect-free processes, making it possible to separate the timing analysis of computation and communication of process networks. To be able to offer guarantees on the timing of tasks implemented on a MPSoc, the hardware platform needs to provide predictability and composability in every component, which in turn requires a range of special considerations in its design. This thesis presents a predictable and composable FPGA-based MPSoC template based on the Altera Nios II soft processor and Avalon Switch Fabric interconnection structure and its integration into the automated ForSyDe system design flow. To present the functionality and to test the validity of timing predictions, two sample applications have been developed and tested in the context of the design flow as well as on the implemented hardware platform.

Place, publisher, year, edition, pages
2013. , 146 p.
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:kth:diva-124497OAI: oai:DiVA.org:kth-124497DiVA: diva2:635857
Educational program
Master of Science - System-on-Chip Design
Presentation
2013-06-19, Gemini/Castor, ICT/KTH, Kista, Forum, Stockholm, 13:35 (English)
Supervisors
Examiners
Available from: 2013-07-10 Created: 2013-07-06 Last updated: 2013-07-10Bibliographically approved

Open Access in DiVA

MSc. Thesis, Marcus Mikulcak, 2013(1307 kB)533 downloads
File information
File name FULLTEXT01.pdfFile size 1307 kBChecksum SHA-512
77ba0211c29e2ee6abe63bc753b2ac3a09809c92cfb0a8c0dda2e7f297ec7289272ddea18cb4ed2a291fe8893c7fb74cfe526483668dabb88415c752ddefecc6
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Mikulcak, Marcus
By organisation
School of Information and Communication Technology (ICT)
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 541 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 244 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf