Private configuration environments (PCE) for efficient reconfiguration, in CGRAs
2013 (English)In: Proceedings Of The 2013 IEEE 24th International Conference On Application-Specific Systems, Architectures And Processors (ASAP 13), IEEE Computer Society, 2013, 227-236 p.Conference paper (Refereed)
In this paper, we propose a polymorphic configuration architecture, that can be tailored to efficiently support reconfiguration needs of the applications at runtime. Today, CGRAs host multiple applications, running simultaneously on a single platform. Novel CGRAs allow each application to exploit late binding and time sharing for enhancing the power and area efficiency. These features require frequent reconfigurations, making reconfiguration time a bottleneck for time critical applications. Existing solutions to this problem either employ powerful configuration architectures or hide configuration latency (using configuration caching). However, both these methods incur significant costs when designed for worst-case reconfiguration needs. As an alternative to worst-case dedicated configuration mechanism, we exploit reconfiguration to provide each application its private configuration environment (PCE). PCE relies on a morphable configuration infrastructure, a distributed memory sub-system, and a set of PCE controllers. The PCE controllers customize the morphable configuration infrastructure and reserve portion of the a distributed memory sub-system, to act as a context memory for each application, separately. Thereby, each application enjoys its own configuration environment which is optimal in terms of configuration speed, memory requirements and energy. Simulation results using representative applications (WLAN and Matrix Multiplication) showed that PCE offers up to 58 % reduction in memory requirements, compared to dedicated, worst case configuration architecture. Synthesis results show that the morphable reconfiguration architecture incurs negligible overheads (3 % area and 4 % power compared of a single processing element).
Place, publisher, year, edition, pages
IEEE Computer Society, 2013. 227-236 p.
, International Conference on Application-Specific Systems, Architecture and Processors. Proceedings, ISSN 1063-6862
Configuration mechanisms, Distributed Memory, MAtrix multiplication, Memory requirements, Multiple applications, Processing elements, Reconfiguration time, Time-critical applications
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-132289DOI: 10.1109/ASAP.2013.6567579ISI: 000328695600037ScopusID: 2-s2.0-84883421912ISBN: 978-147990492-1OAI: oai:DiVA.org:kth-132289DiVA: diva2:659470
2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2013; Washington, DC; United States; 5 June 2013 through 7 June 2013
QC 201311042013-10-252013-10-252014-01-17Bibliographically approved