Energy-Aware-Task-Parallelism for Efficient Dynamic Voltage, and Frequency Scaling, in CGRAs
2013 (English)In: Proceedings - 2013 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013, IEEE , 2013, 104-112 p.Conference paper (Refereed)
Today, coarse grained reconfigurable architectures (CGRAs) host multiple applications, with arbitrary communication and computation patterns. Each application itself is composed of multiple tasks, spatially mapped to different parts of platform. Providing worst-case operating point to all applications leads to excessive energy and power consumption. To cater this problem, dynamic voltage and frequency scaling (DVFS) is a frequently used technique. DVFS allows to scale the voltage and/or frequency of the device, based on runtime constraints. Recent research suggests that the efficiency of DVFS can be significantly enhanced by combining dynamic parallelism with DVFS. The proposed methods exploit the speedup induced by parallelism to allow aggressive frequency and voltage scaling. These techniques, employ greedy algorithm, that blindly parallelizes a task whenever required resources are available. Therefore, it is likely to parallelize a task(s) even if it offers no speedup to the application, thereby undermining the effectiveness of parallelism. As a solution to this problem, we present energy aware task parallelism. Our solution relies on a resource allocation graphs and an autonomous parallelism, voltage, and frequency selection algorithm. Using resource allocation graph, as a guide, the autonomous parallelism, voltage, and frequency selection algorithm parallelizes a task only if its parallel version reduces overall application execution time. Simulation results, using representative applications (MPEG4, WLAN), show that our solution promises better resource utilization, compared to greedy algorithm. Synthesis results (using WLAN) confirm a significant reduction in energy (up to 36%), power (up to 28%), and configuration memory requirements (up to 36%), compared to state of the art.
Place, publisher, year, edition, pages
IEEE , 2013. 104-112 p.
Application execution, Arbitrary communication, Coarse grained reconfigurable architecture (CGRAs), Configuration memory, Dynamic voltage and frequency scaling, Frequency selection, Multiple applications, Resource utilizations
Other Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:kth:diva-132291DOI: 10.1109/SAMOS.2013.6621112ISI: 000332458100017ScopusID: 2-s2.0-84888869658ISBN: 978-147990103-6OAI: oai:DiVA.org:kth-132291DiVA: diva2:659474
2013 13th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013; Samos; Greece; 15 July 2013 through 18 July 2013
QC 201402042013-10-252013-10-252014-04-10Bibliographically approved