Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Secure Key Storage Using State Machines
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0001-7382-9408
2013 (English)In: 2013 IEEE 43rd International Symposium On Multiple-Valued Logic (ISMVL 2013), IEEE Computer Society, 2013, 290-295 p.Conference paper, Published paper (Refereed)
Abstract [en]

In hardware implementations of cryptographic systems, secret keys are commonly stored in an on-chip memory. This makes them prone to physical attacks, since the location of a memory on a chip in usually easy to spot. We propose to encode secret keys using a state machine which can be concealed in the rest of the logic on a chip. We present an heuristic algorithm which constructs a minimal state machine for a given set of secret keys. We show that, by using m-ary encoding, we are able to construct state machines which are smaller than the ones constructed using binary encoding. The presented algorithm is feasible for storing up to 1Mbits of random data.

Place, publisher, year, edition, pages
IEEE Computer Society, 2013. 290-295 p.
Series
International Symposium on Multiple-Valued Logic, ISSN 0195-623X
Keyword [en]
Secret key, secure storage, shift register, NLFSR, binary machine, random logic, memory, FPGA
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-133664DOI: 10.1109/ISMVL.2013.50ISI: 000325643000050Scopus ID: 2-s2.0-84880752601ISBN: 978-1-4673-6067-8 (print)OAI: oai:DiVA.org:kth-133664DiVA: diva2:662787
Conference
IEEE 43rd International Symposium on Multiple-Valued Logic (ISMVL), MAY 22-24, 2013, Toyama, Japan
Note

QC 20131108

Available from: 2013-11-08 Created: 2013-11-08 Last updated: 2013-11-08Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Dubrova, Elena

Search in DiVA

By author/editor
Li, NanSharif Mansouri, ShohrehDubrova, Elena
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 50 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf