Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Per-flow delay bound analysis based on a formalized microarchitectural model
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0061-3475
2013 (English)In: 2013 7th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2013, IEEE , 2013, 6558411- p.Conference paper, Published paper (Refereed)
Abstract [en]

System design starting from high level models can facilitate formal verification of system properties, such as safety and deadlock freedom. Yet, analyzing their QoS property, in our context, per-flow delay bound, is an open challenge. Based on xMAS (eXecutable Micro-Architectural Specification), a formal framework modeling communication fabrics, we present a QoS analysis procedure using network calculus. Given network and flow knowledge, we first create a well-defined xMAS model for a specific application on a concrete on-chip network. Then the specific xMAS model can be mapped to its network calculus analysis model for which existing QoS analysis techniques can be applied to compute end-to-end delay bound per flow. We give an example to show the step-by-step analysis procedure and discuss the tightness of the results.

Place, publisher, year, edition, pages
IEEE , 2013. 6558411- p.
Keyword [en]
Deadlock freedom, End-to-end delay bounds, Formal framework, Formal verifications, High-level models, Network calculus, On-chip networks, Step-by-step analysis
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-133871DOI: 10.1109/NoCS.2013.6558411ISI: 000326597500016Scopus ID: 2-s2.0-84881414097ISBN: 978-146736492-8 (print)OAI: oai:DiVA.org:kth-133871DiVA: diva2:663509
Conference
2013 7th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2013; Tempe, AZ; United States; 21 April 2013 through 24 April 2013
Note

QC 20131112

Available from: 2013-11-12 Created: 2013-11-11 Last updated: 2013-11-29Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Zhao, XueqianLu, Zhonghai
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 37 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf