Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A submodule implementation for parallel connection of capacitors in modular multilevel converters
KTH, School of Electrical Engineering (EES), Electrical Energy Conversion. (High Power Electronics)
KTH, School of Electrical Engineering (EES), Electrical Energy Conversion. (High Power Electronics)ORCID iD: 0000-0002-8565-4753
KTH, School of Electrical Engineering (EES), Electrical Energy Conversion. (High Power Electronics)
Show others and affiliations
2013 (English)In: Power Electronics and Applications (EPE), 2013 15th European Conference on, 2013Conference paper, Published paper (Refereed)
Abstract [en]

The modular multilevel converter is a suitable converter topology for high-voltage high-power applications and consists of series-connected submodules. Typically, these submodules are half-bridges with dc capacitors. A voltage ripple in the submodule capacitors is inevitable due to the current flowing in the arms. The converter should therefore be controlled in such a way that the capacitor voltages are kept balanced and close to their nominal values over time. This paper presents a new submodule circuit which alleviates the balancing of the capacitor voltages. The proposed submodule circuit consists of two capacitors and eight switches, forming a three-level submodule. Ideally, the voltage and current rating of the switches can be chosen such that the combined power rating of the semiconductors is the same as for equivalent half-bridge submodules. The proposed submodule circuit provides the possibility of connecting the two capacitors in parallel when the intermediate voltage level is used. This will reduce the capacitor voltage ripple, especially at low switching frequencies and thus allow for a reduction of the size, weight, and cost of the submodule capacitors. The proposed submodule circuit is validated by both simulation results and experiments on a laboratory prototype. It is found that the parallel connection of the submodule capacitors will, in fact, significantly improve the balancing of the capacitor voltages.

Place, publisher, year, edition, pages
2013.
Keyword [en]
Emerging topology;HVDC;Multilevel converters;Switching losses
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
SRA - Energy
Identifiers
URN: urn:nbn:se:kth:diva-134874DOI: 10.1109/EPE.2013.6634325Scopus ID: 2-s2.0-84890135428OAI: oai:DiVA.org:kth-134874DiVA: diva2:668797
Conference
2013 15th European Conference on Power Electronics and Applications (EPE)
Funder
StandUp
Note

QC 20140225

Available from: 2013-12-02 Created: 2013-12-01 Last updated: 2014-02-25Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Norrga, StaffanNee, Hans-Peter

Search in DiVA

By author/editor
Ilves, KalleNorrga, StaffanAntonopoulos, AntoniosHarnefors, LennartNee, Hans-Peter
By organisation
Electrical Energy Conversion
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 69 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf