Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Multi-Level Parallelism for Time- and Cost-efficient Parallel Discrete Event Simulation on GPUs
Mobile Network Performance Group.ORCID iD: 0000-0001-6682-6559
2012 (English)In: 2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation (PADS), IEEE conference proceedings, 2012, 23-32 p.Conference paper, Published paper (Refereed)
Abstract [en]

eveloping complex technical systems requires a systematic exploration of the given design space in order to identify optimal system configurations. However, studying the effects and interactions of even a small number of system parameters often requires an extensive number of simulation runs. This in turn results in excessive runtime demands which severely hamper thorough design space explorations. In this paper, we present a parallel discrete event simulation scheme that enables cost- and time-efficient execution of large scale parameter studies on GPUs. In order to efficiently accommodate the stream-processing paradigm of GPUs, our parallelization scheme exploits two orthogonal levels of parallelism: External parallelism among the inherently independent simulations of a parameter study and internal parallelism among independent events within each individual simulation of a parameter study. Specifically, we design an event aggregation strategy based on external parallelism that generates workloads suitable for GPUs. In addition, we define a pipelined event execution mechanism based on internal parallelism to hide the transfer latencies between host- and GPU-memory. We analyze the performance characteristics of our parallelization scheme by means of a prototype implementation and show a 25-fold performance improvement over purely CPU-based execution.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2012. 23-32 p.
Keyword [en]
event aggregation, external parallelism, GP-GPU, internal parallelism, latency hiding, parameter studies, PDES
National Category
Communication Systems Telecommunications Computer Engineering
Identifiers
URN: urn:nbn:se:kth:diva-136839DOI: 10.1109/PADS.2012.27Scopus ID: 2-s2.0-84869446479ISBN: 978-076954714-5 (print)OAI: oai:DiVA.org:kth-136839DiVA: diva2:677313
Conference
2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation, PADS 2012; Zhangjiajie, China, 15-19 July 2012
Note

QC 20131218

Available from: 2013-12-09 Created: 2013-12-09 Last updated: 2014-01-07Bibliographically approved

Open Access in DiVA

fulltext(564 kB)274 downloads
File information
File name FULLTEXT01.pdfFile size 564 kBChecksum SHA-512
6e68cf66a9371e32adc075d88d5592f1072c2a9eab4638174fcd7f56e7d621c1bb2c74a7c8843e591dba4d9122970636b3007a8ddb3bcabde6e81825f8038c0b
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopusIEEEXplore

Authority records BETA

Gross, James

Search in DiVA

By author/editor
Gross, James
Communication SystemsTelecommunicationsComputer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 274 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 104 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf