Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design of the coarse-grained reconfigurable architecture DART with on-line error detection
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
2014 (English)In: Microprocessors and microsystems, ISSN 0141-9331, E-ISSN 1872-9436, Vol. 38, no 2, 124-136 p.Article in journal (Refereed) Published
Abstract [en]

This paper presents the implementation of the coarse-grained reconfigurable architecture (CGRA) DART with on-line error detection intended for increasing fault-tolerance. Most parts of the data paths and of the local memory of DART are protected using residue code modulo 3, whereas only the logic unit is protected using duplication with comparison. These low-cost hardware techniques would allow to tolerate temporary faults (including so called soft errors caused by radiation), provided that some technique based on re-execution of the last operation is used. Synthesis results obtained for a 90 nm CMOS technology have confirmed significant hardware and power consumption savings of the proposed approach over commonly used duplication with comparison. Introducing one extra pipeline stage in the self-checking version of the basic arithmetic blocks has allowed to significantly reduce the delay overhead compared to our previous design.

Place, publisher, year, edition, pages
2014. Vol. 38, no 2, 124-136 p.
Keyword [en]
Arithmetic code, Coarse-grained reconfigurable architecture (CGRA), Fault-tolerant system, On-line error detection, Reconfigurable system, Residue code, Self-checking circuit, Temporary faults
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-142776DOI: 10.1016/j.micpro.2013.12.004ISI: 000333513000002Scopus ID: 2-s2.0-84893170803OAI: oai:DiVA.org:kth-142776DiVA: diva2:704677
Note

QC 20140313

Available from: 2014-03-13 Created: 2014-03-12 Last updated: 2017-12-05Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Jafri, Syed Mohammad Asad Hassan
By organisation
Electronic Systems
In the same journal
Microprocessors and microsystems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 29 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf