Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Signal Averaging for Digitizer ADQ214
KTH, School of Information and Communication Technology (ICT).
2013 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Signal averaging is a signal processing technique applied in the time domain, intended to increase the strength of a signal relative to noise that is obscuring it. From a very long sequence of data, a number of smaller data sequences called records are collected. The form of averaging performed in this thesis was not among samples within a record, but among samples from different records. For example, let's say a sample x(n, k) which is a sample n from record k, where 1 <= n <= N and N is the record size, and 1 <= k <= K, where K is the total number of records it would perform the averaging. Input signals for multi-record is periodic, typically repeated pulses. These records are stored in the memory of the Signal Processing (SP) Devices Digitizer ADQ214. Averaging is being implemented in two ways: software implementation and hardware implementation. In a software implementation the stored records are read out from a Digitizer to PC over a USB interface and averaging is performed in a PC with Matlab. Averaging in a PC takes a significant amount of time because of reading out data through USB interface. The amount of records and number of samples per record play an important role in transferring a record from the Digitizer on board DDR memory to the PC through a USB interface. A large number of records and long record length increases the time to perform averaging. This limitation is removed by implementing averaging in hardware. Verilog, a hardware description language is being used for designing the averaging unit in one of the Virtex5 FPGAs available on the Digitizer ADQ214. Performing averaging in hardware takes much less time than averaging in software. In a hardware implementation it is required to transfer data, which is the result in this case, only once from the Digitizer board to the PC regardless of the number of records under consideration.

Place, publisher, year, edition, pages
2013. , 63 p.
Series
TRITA-ICT-EX, 2013:281
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:kth:diva-143779OAI: oai:DiVA.org:kth-143779DiVA: diva2:708583
Subject / course
System-on-Chip
Educational program
Master of Science - System-on-Chip Design
Examiners
Available from: 2014-03-28 Created: 2014-03-28 Last updated: 2014-03-28Bibliographically approved

Open Access in DiVA

fulltext(675 kB)265 downloads
File information
File name FULLTEXT01.pdfFile size 675 kBChecksum SHA-512
dd07995b6d4d1a79e3036fe5e1f4a189a3d28701f78329608e0156f122a4114f8a7d0940e110e229f94dc7cacf7b51dfedd83b4f494e040affbb33739d5beebd
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 265 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 101 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf