Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Mobility enhancement by integration of TmSiO IL in 0.65nm EOT high-k/metal gate MOSFETs
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-0333-376X
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0001-6705-1660
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0002-5845-3032
2013 (English)In: 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC), IEEE Computer Society, 2013, 155-158 p.Conference paper, Published paper (Refereed)
Abstract [en]

Thulium silicate has been demonstrated as a possible replacement of chemical oxide interfacial layers for extended scalability of high-k/metal gate MOSFETs. In this work, thulium silicate was integrated in a scaled HfO 2/TiN gate-last CMOS process, achieving an EOT of 0.65 nm and well-behaved and reproducible IV and CV characteristics with almost symmetric threshold voltages, low subthreshold slope and low hysteresis. Comparison with reference devices employing chemical oxide interfacial layers shows improvement in terms of leakage current density and electron and hole mobility. Specifically, channel mobility is enhanced by 20% in N-MOSFETs and by 15% in P-MOSFETs at an inversion charge density of 1013cm-2, yielding values of 180 and 75 cm2/Vs at EOT = 0.65 and 0.8 nm respectively.

Place, publisher, year, edition, pages
IEEE Computer Society, 2013. 155-158 p.
Series
European Solid State Device Research Conference. Proceedings, ISSN 1930-8876
Keyword [en]
CMOS integrated circuits, Hafnium oxides, Silicates, Thulium, C-V characteristic, Channel mobility, High-k/metal gates, Interfacial layer, Inversion charge density, Mobility enhancement, Reference devices, Subthreshold slope
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-145113DOI: 10.1109/ESSDERC.2013.6818842ISI: 000342231600036Scopus ID: 2-s2.0-84902181747ISBN: 978-147990649-9 (print)OAI: oai:DiVA.org:kth-145113DiVA: diva2:716172
Conference
43rd European Solid-State Device Research Conference, ESSDERC 2013; Bucharest; Romania; 16 September 2013 through 20 September 2013
Note

QC 20140911

Available from: 2014-05-08 Created: 2014-05-08 Last updated: 2014-10-27Bibliographically approved
In thesis
1. Integration of thulium silicate for enhanced scalability of high-k/metal gate CMOS technology
Open this publication in new window or tab >>Integration of thulium silicate for enhanced scalability of high-k/metal gate CMOS technology
2014 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

High-k/metal gate stacks have been introduced in CMOS technology during the last decade in order to sustain continued device scaling and ever-improving circuit performance. Starting from the 45 nm technology node, the stringent requirements in terms of equivalent oxide thickness and gate current density have rendered the replacement of the conventional SiON/poly-Si stack unavoidable. Although Hf-based technology has become the de facto industry standard for high-k/metal gate MOSFETs, problematic long-term scalability has motivated the research of novel materials and solutions to fulfill the target performances expected of gate stacks in future technology nodes.

In this work, integration of a high-k interfacial layer has been identified as the most promising approach to improve gate dielectric scalability, since this technology presents the advantage of potential compatibility with both current Hf-based and plausible future higher-k materials. Thulium silicate has been selected as candidate material for integration as interfacial layer, thanks to its unique properties which enabled the development of a straightforward integration process achieving well-controlled and repeatable growth in the sub-nm thickness regime, a contribution of 0.25+-0.15 nm to the total EOT, and high quality of the interface with Si.

Compatibility with industry-standard CMOS integration flows has been kept as a top priority in the development of the new technology. To this aim, a novel ALD process has been developed and characterized, and a manufacturable process flow for integration of thulium silicate in a generic gate stack has been designed. The thulium silicate interfacial layer technology has been verified to be compatible with standard integration flows, and fabrication of high-k/metal gate MOSFETs with excellent electrical characteristics has been demonstrated.

The possibility to achieve high performance devices by integration of thulium silicate in current Hf-based technology has been specifically demonstrated, and the TmSiO/HfO2 dielectric stack has been shown to be compatible with the industrial requirements of operation in the sub-nm EOT range (down to 0.6 nm), reliable device operation over a 10 year expected lifetime, and compatibility with common threshold voltage control techniques. The thulium silicate interfacial layer technology has been especially demonstrated to be superior to conventional chemical oxidation in terms of channel mobility at sub-nm EOT, since the TmSiO/HfO2 dielectric stack achieved ~20% higher electron and hole mobility compared to state-of-the-art SiOx/HfO2 devices at the same EOT. Such performance enhancement can provide a strong advantage in the EOT-mobility trade-off which is commonly observed in scaled gate stacks, and has been linked by temperature and stress analyses to the higher physical thickness of the high-k interfacial layer, which results in attenuated remote phonon scattering compared to a SiOx interfacial layer achieving the same EOT.

Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2014. xv, 107 p.
Series
TRITA-ICT/MAP AVH, ISSN 1653-7610 ; 2014:06
Keyword
thulium, silicate, TmSiO, Tm2O3, interfacial layer, IL, CMOS, high-k, ALD
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Information and Communication Technology
Identifiers
urn:nbn:se:kth:diva-145116 (URN)978-91-7595-115-7 (ISBN)
Public defence
2014-05-27, Sal D, Forum, KTH, Isafjordsgatan 39, Kista, 10:00 (English)
Opponent
Supervisors
Note

QC 20140512

Available from: 2014-05-12 Created: 2014-05-08 Last updated: 2016-12-22Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Dentoni Litta, EugenioHellström, Per-Erik

Search in DiVA

By author/editor
Dentoni Litta, EugenioHellström, Per-ErikÖstling, Mikael
By organisation
Integrated Devices and Circuits
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 63 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf