Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A model-based design approach for heterogeneous NoC-based MPSoCs on FPGA
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
2014 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

Network-on-chip (NoC) based multi-processor systems-on-chip (MPSoCs) are promising candidates for future multi-processor embedded platforms, which are expected to be composed of hundreds of heterogeneous processing elements (PEs) to potentially provide high performances. However, together with the performances, the systems complexity will increase, and new high level design techniques will be needed to efficiently model, simulate, debug and synthesize them. System-level design (SLD) is considered to be the next frontier in electronic design automation (EDA). It enables the description of embedded systems in terms of abstract functions and interconnected blocks. A promising complementary approach to SLD is the use of models of computation (MoCs) to formally describe the execution semantics of functions and blocks through a set of rules. However, also when this formalization is used, there is no clear way to synthesize system-level models into software (SW) and hardware (HW) towards a NoC-based MPSoC implementation, i.e., there is a lack of system design automation (SDA) techniques to rapidly synthesize and prototype system-level models onto heterogeneous NoC-based MPSoCs. In addition, many of the proposed solutions require large overhead in terms of SW components and memory requirements, resulting in complex and customized multi-processor platforms. In order to tackle the problem, a novel model-based SDA flow has been developed as part of the thesis. It starts from a system-level specification, where functions execute according to the synchronous MoC, and then it can rapidly prototype the system onto an FPGA configured as an heterogeneous NoC-based MPSoC. In the first part of the thesis the HeartBeat model is proposed as a model-based technique which fills the abstraction gap between the abstract system-level representation and its implementation on the multiprocessor prototype. Then details are provided to describe how this technique is automated to rapidly prototype the modeled system on a flexible platform, permitting to adjust the system specification until the designer is satisfied with the results. Finally, the proposed SDA technique is improved defining a methodology to automatically explore possible design alternatives for the modeled system to be implemented on a heterogeneous NoC-based MPSoC. The goal of the exploration is to find an implementation satisfying the designer's requirements, which can be integrated in the proposed SDA flow. Through the proposed SDA flow, the designer is relieved from implementation details and the design time of systems targeting heterogeneous NoC-based MPSoCs on FPGA is significantly reduced. In addition, it reduces possible design errors proposing a completely automated technique for fast prototyping. Compared to other SDA flows, the proposed technique targets a bare-metal solution, avoiding the use of an operating system (OS). This reduces the memory requirements on the FPGA platform comparing to related work targeting MPSoC on FPGA. At the same time, the performance (throughput) of the modeled applications can be increased when the number of processors of the target platform is increased. This is shown through a wide set of case studies implemented on FPGA.

Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2014. , 88 p.
Series
TRITA-ICT-ECS AVH, ISSN 1653-6363 ; 14:10
Keyword [en]
System-level design;platform-based designembedded systems;field programmable gate arrays;integrated circuit design;integrated circuit modelling;network-on-chip;FPGA;NoC-based MPSoC;Simulink;common semantics domain;dataflow applications;design flow;embedded system;multiprocessor systems;network-on-chip;Computational modeling;Field programmable gate arrays;Mathematical model;Program processors;Prototypes;Semantics;
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-145521ISBN: 978-91-7595-150-8 (print)OAI: oai:DiVA.org:kth-145521DiVA: diva2:718518
Presentation
2014-06-13, Sal/Hall E, KTH - ICT, Isafjordsgatan 39, Kista, 10:00 (English)
Opponent
Supervisors
Note

QC 20140609

Available from: 2014-06-09 Created: 2014-05-21 Last updated: 2014-06-09Bibliographically approved
List of papers
1. The HeartBeat model: A platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA
Open this publication in new window or tab >>The HeartBeat model: A platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA
2013 (English)In: 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, ReCoSoC 2013, IEEE , 2013, 6581536- p.Conference paper, Published paper (Refereed)
Abstract [en]

Future embedded systems will make use of many hundred, configurable or re-configurable, processing elements communicating through a network on chip (NoC), but there is lack of rapid automated design flows bridging the abstraction gap between the models of such systems and their implementation.

Place, publisher, year, edition, pages
IEEE, 2013
Keyword
Abstraction gap, Automated design, Fast prototyping, Mpsoc on fpga, Network on chip, Processing elements, Real-time application, Abstracting, Communication, Field programmable gate arrays (FPGA), Microprocessor chips
National Category
Engineering and Technology
Identifiers
urn:nbn:se:kth:diva-133367 (URN)10.1109/ReCoSoC.2013.6581536 (DOI)2-s2.0-84883730278 (Scopus ID)978-146736180-4 (ISBN)
Conference
2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, ReCoSoC 2013; Darmstadt; Germany; 10 July 2013 through 12 July 2013
Note

QC 20131104

Available from: 2013-11-05 Created: 2013-10-31 Last updated: 2014-06-09Bibliographically approved
2. From Simulink to NoC-based MPSoC on FPGA
Open this publication in new window or tab >>From Simulink to NoC-based MPSoC on FPGA
2014 (English)In: Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, IEEE , 2014Conference paper, Published paper (Refereed)
Abstract [en]

Network-on-chip (NoC) based multi-processor systems are promising candidates for future embedded system platforms. However, because of their complexity, new high level modeling techniques are needed to design, simulate and synthesize embedded systems targeting NoC-based MPSoC. Simulink is a popular modeling environment suitable to model at system level. However, there is no clear standard to synthesize Simulink models into SW and HW towards a NoC-based MPSoC implementation. In addition, many of the proposed solutions require large overhead in terms of SW components and memory requirements, resulting in complex and customized multi-processor platforms. In this paper we present a novel design flow to synthesize Simulink models onto a NoC-based MPSoC running on low-cost FPGAs. Our design flow constrains the MPSoC and the Simulink model to share a common semantics domain. This permits to reduce the need of resource consuming SW components, reducing the memory requirements on the platform. At the same time, performances (throughput) of dataflow applications can increase when the number of processors of the target platform is increased. This is shown through a case study on FPGA.

Place, publisher, year, edition, pages
IEEE, 2014
Keyword
embedded systems;field programmable gate arrays;integrated circuit design;integrated circuit modelling;network-on-chip;FPGA;NoC-based MPSoC;SW components;Simulink;common semantics domain;dataflow applications;design flow;embedded system;memory requirements;multiprocessor systems;network-on-chip;Computational modeling;Field programmable gate arrays;Mathematical model;Program processors;Prototypes;Semantics;Software packages
National Category
Engineering and Technology
Identifiers
urn:nbn:se:kth:diva-145519 (URN)10.7873/DATE2014.341 (DOI)000354965500328 ()2-s2.0-84903841109 (Scopus ID)
Conference
Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014
Note

QC 20140609

Available from: 2014-05-21 Created: 2014-05-21 Last updated: 2015-08-18Bibliographically approved
3. Artificial neural network emulation on NOC based multi-core FPGA platform
Open this publication in new window or tab >>Artificial neural network emulation on NOC based multi-core FPGA platform
2012 (English)In: NORCHIP, 2012, IEEE , 2012, 6403122- p.Conference paper, Published paper (Refereed)
Abstract [en]

With the emergence of Multi-Core platforms, brain emulation in the form of Artificial Neural Nets has been announced as one of the important key research area. However, due to large non-linear growth of inter-neuron connectivity, direct mapping of ANNs to silicon structures is very difficult due to communication bottleneck.

Place, publisher, year, edition, pages
IEEE, 2012
Keyword
ANN, Fast-prototyping, FPGA, NOC, SW/HW
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
urn:nbn:se:kth:diva-118514 (URN)10.1109/NORCHP.2012.6403122 (DOI)000332453500027 ()2-s2.0-84873561138 (Scopus ID)978-146732221-8 (ISBN)
Conference
NORCHIP 2012 Conference, 12 November 2012 through 13 November 2012, Copenhagen
Note

QC 20130220

Available from: 2013-02-20 Created: 2013-02-20 Last updated: 2014-10-14Bibliographically approved
4. A NoC Generator for the Sea-of-Cores Era
Open this publication in new window or tab >>A NoC Generator for the Sea-of-Cores Era
2011 (English)In: Proceedings of FPGAWorld 2011, 2011Conference paper, Published paper (Refereed)
Keyword
FPGA, NoC, MPSoC, Multi-core, MPI, hardware platform.
National Category
Computer Systems Embedded Systems Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
urn:nbn:se:kth:diva-78972 (URN)
Conference
FPGAWorld-2011, Proceedings of the 8th FPGAWorld Conference, Stockholm, 2011, available through ACM DL
Note

QC 20120412

Available from: 2012-02-08 Created: 2012-02-08 Last updated: 2016-04-08Bibliographically approved

Open Access in DiVA

licentiate-frobino(2430 kB)490 downloads
File information
File name FULLTEXT02.pdfFile size 2430 kBChecksum SHA-512
2d4c023ea3d17227a16806a371bb918c4f944727fb347f2e727d6134d34299d3f26d5354654fcf188e68cac3bd3fb41bb89dc0ff1fb290979992fe9490cd4368
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Robino, Francesco
By organisation
Electronic Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 490 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 380 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf