Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Distributed DVFS using rationally-related frequencies and discrete voltage levels
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0565-9376
2010 (English)In: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, IEEE , 2010, 247-252 p.Conference paper, Published paper (Refereed)
Abstract [en]

We have defined a flexible latency-insensitive design style called Globally Ratiochronous Locally Synchronous (GRLS), based on quantized voltage levels and rationally-related clock frequencies. In this paper we present the infrastructure necessary to enable Distributed DVFS in such a system and analyze its overheads, quantitatively showing how, with minimal overheads, we obtain energy benefits that are close to those of a totally ideal GALS approach. The benefits that we show, coupled with the complexity and performance benefits of GRLS, which we briefly analyze, show how this approach is a strong competitor to GALS.

Place, publisher, year, edition, pages
IEEE , 2010. 247-252 p.
Series
Proceedings of the International Symposium on Low Power Electronics and Design, ISSN 1533-4678
Keyword [en]
Design, Clock frequency, Discrete voltage, Energy benefits, Latency-insensitive designs, Performance benefits, Voltage levels, Power electronics
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-149725DOI: 10.1145/1840845.1840897Scopus ID: 2-s2.0-77957948826ISBN: 978-145030146-6 (print)OAI: oai:DiVA.org:kth-149725DiVA: diva2:741784
Conference
16th ACM/IEEE International Symposium on Low-Power Electronics and Design, ISLPED'10, 18 August 2010 through 20 August 2010, Austin, TX, United States
Note

QC 20140829

Available from: 2014-08-29 Created: 2014-08-26 Last updated: 2014-08-29Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hemani, Ahmed

Search in DiVA

By author/editor
Chabloz, Jean-MichelHemani, Ahmed
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 14 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf