Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
NoC architecture study with DFG model
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.ORCID iD: 0000-0002-4157-4487
2010 (English)In: Proceedings - 2010 1st International Conference on Pervasive Computing, Signal Processing and Applications, PCSPA 2010, 2010, 903-906 p.Conference paper, Published paper (Refereed)
Abstract [en]

Generic reconfigurable network on chip (GRNoC) is an advanced technology of application specified SoC design for digital signal process system (DSPS). A novel GRNoC mapping method based on data flow graph (DFG) is addressed in this paper. For modules of heterogeneous processors, central memory, and IPs (intellectual properties), DFG model analysis shows that DFG model provides important data transmission properties included the direction and contents of data transmitting, requirements of synchronization and speed of data transmission. The DFG model combined with graph model of GRNoC, therefore, can be the base of route mapping design for the GRNoC. In addition, node architecture of simple router used in GRNoC is also proposed in this paper. The simple router can increases the properties of data transmission in GRNoC and is more suitable for mapping design with DFG model.

Place, publisher, year, edition, pages
2010. 903-906 p.
Series
Proceedings - 2010 1st International Conference on Pervasive Computing, Signal Processing and Applications, PCSPA 2010
Keyword [en]
DFG, NoC, SoC, Advanced technology, Data flow graphs, Data transmission, Data transmitting, Digital signal process, Graph model, Heterogeneous processors, Mapping design, Mapping method, Model analysis, NoC architectures, Node architectures, Reconfigurable network, SOC designs
National Category
Electrical Engineering, Electronic Engineering, Information Engineering Other Computer and Information Science
Identifiers
URN: urn:nbn:se:kth:diva-150054DOI: 10.1109/PCSPA.2010.223Scopus ID: 2-s2.0-78650451813ISBN: 978-076954180-8 (print)OAI: oai:DiVA.org:kth-150054DiVA: diva2:742220
Conference
1st International Conference on Pervasive Computing, Signal Processing and Applications, PCSPA 2010, 17 September 2010 through 19 September 2010, Harbin, China
Note

QC 20140901

Available from: 2014-09-01 Created: 2014-08-29 Last updated: 2014-09-01Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Li, Shuo

Search in DiVA

By author/editor
Li, Shuo
By organisation
Microelectronics and Information Technology, IMIT
Electrical Engineering, Electronic Engineering, Information EngineeringOther Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 47 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf