Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Nanoscaled SiGe based MOSETs
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0002-5845-3032
2010 (English)In: Conference Proceedings - The 8th International Conference on Advanced Semiconductor Devices and Microsystems, ASDAM 2010, 2010, 1-8 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper presents an overview of the technological challenges facing the future scaling of device dimensions needed to meet the performance scaling in accordance with Moore's law. A number of performance boosters have to be introduced in order to keep up with the expected performance gain in each new technology node. The introduction of strain engineering is an important feature as well as the implementation of high-k dielectrics. From the 32 nm node and forward there is an urgent search for a fundamental breakthrough to achieve low access resistance to the drain and source areas. This paper will focus to a large extent on this latter area and discuss metallic source/drain (MSD) contacts in nanoscaled MOSFET technology. MSD contacts offer extremely low S/D parasitic resistance, abruptly sharp junctions between S/D and channel and preferably low temperature processing. Recently great efforts have been achieved on Pt- and Ni-silicide implementation. A conclusion is that MSD MOSFETs are competitive candidates for future generations of CMOS technology.

Place, publisher, year, edition, pages
2010. 1-8 p.
Keyword [en]
32-nm node, Access resistance, CMOS technology, Future generations, High-k dielectric, Low temperature processing, Moore's Law, MOS-FET, MOSFETs, Nanoscaled, New technologies, Ni-silicide, Parasitic resistances, Performance Gain, Source area, Strain engineering, Technological challenges
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-150033DOI: 10.1109/ASDAM.2010.5666331Scopus ID: 2-s2.0-78651466218ISBN: 978-142448575-8 (print)OAI: oai:DiVA.org:kth-150033DiVA: diva2:743583
Conference
18th International Conference on Advanced Semiconductor Devices and Microsystems, ASDAM 2010, 25 October 2010 through 27 October 2010, Smolenice, Slovakia
Note

QC 20140904

Available from: 2014-09-04 Created: 2014-08-29 Last updated: 2014-09-04Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Östling, Mikael
By organisation
Integrated Devices and Circuits
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 11 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf