Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
NoC design with DFG model for DSPS
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.ORCID iD: 0000-0002-4157-4487
2010 (English)In: Proceedings - International Conference on Electrical and Control Engineering, ICECE 2010, 2010, 3917-3920 p.Conference paper, Published paper (Refereed)
Abstract [en]

The mapping design of network on chip (NoC) is one of the cores of SoC design for digital signal process system (DSPS). A NoC mapping method based on data flow graph (DFG) is addressed in this paper. For modules of heterogeneous processors, central memory, and IPs (intellectual properties), DFG model analysis shows that DFG model provides important data transmission properties included the direction and contents of data transmitting, requirements of synchronization and speed of data transmission. The DFG model, therefore, can be the base of route mapping design for the NoC. In addition, node architecture of simple router used in generic regulable NoC (GRNoC) is also proposed in this paper. The simple router can increases the properties of data transmission in NoC and is more suitable for mapping design with DFG model.

Place, publisher, year, edition, pages
2010. 3917-3920 p.
Keyword [en]
DFG, DSPS, NoC, SoC
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-150022DOI: 10.1109/iCECE.2010.954Scopus ID: 2-s2.0-79952212739ISBN: 978-076954031-3 (print)OAI: oai:DiVA.org:kth-150022DiVA: diva2:743622
Conference
International Conference on Electrical and Control Engineering, ICECE 2010, 26 June 2010 through 28 June 2010, Wuhan, China
Note

QC 20140904

Available from: 2014-09-04 Created: 2014-08-29 Last updated: 2014-09-04Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Li, Shou

Search in DiVA

By author/editor
Li, Shou
By organisation
Microelectronics and Information Technology, IMIT
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 22 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf