Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Power characteristics of Asynchronous Networks-on-Chip
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
2011 (English)In: Int. Syst. Chip Conf., 2011, 160-165 p.Conference paper, Published paper (Refereed)
Abstract [en]

Power characteristics of different Asynchronous Network on Chip (NoC) architectures are developed. Among different NoC architectures, the Butterfly Fat Tree (BFT) dissipates the minimum power. With increasing the number of IP blocks, the relative power consumption of the interconnects and the associate repeaters of the Asynchronous NoC architecture decreases as compared to the power consumption of the network switches. The power dissipation of the Asynchronous architecture is decreased by up to 57% as compared to the power dissipation of the conventional Synchronous architecture. The BFT is more efficient with increasing the number of IP blocks.

Place, publisher, year, edition, pages
2011. 160-165 p.
Series
International System on Chip Conference, ISSN 2164-1676
Keyword [en]
GALS, Interswitch Links, NoC, Power Dissipation, Asynchronous networks, IP block, Network switches, Networks on chips, NoC architectures, Power characteristic, Asynchronous sequential logic, Distributed computer systems, Energy dissipation, Microprocessor chips, Network architecture, Programmable logic controllers, Electric losses
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-150642DOI: 10.1109/SOCC.2011.6085125ISI: 000298082000035Scopus ID: 2-s2.0-84255194465ISBN: 9781457716164 (print)OAI: oai:DiVA.org:kth-150642DiVA: diva2:746825
Conference
24th IEEE International System on Chip Conference, SOCC 2011, 26-28 September 2011, Taipei, Taiwan
Note

QC 20140915

Available from: 2014-09-15 Created: 2014-09-08 Last updated: 2014-09-15Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Ismail, Mohammed Y Ahmed
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 39 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf