Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Concept and design of exhaustive-parallel search algorithm for Network-on-Chip
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
Show others and affiliations
2011 (English)In: Int. Syst. Chip Conf., 2011, 150-155 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper presents the concept and design of exhaustive-parallel search algorithm for Network-on-Chip. The proposed parallel algorithm searches minimal path between source and destination in a forward-wave-propagation manner. The algorithm guarantees setup latency if the setup path exists. A high performance switch is designed to support exhaustive-parallel search algorithm. The NoC fabric is designed for 88 mesh architecture and its performance is evaluated.

Place, publisher, year, edition, pages
2011. 150-155 p.
Series
International System on Chip Conference, ISSN 2164-1676
Keyword [en]
Circuit-switch (CS), Exhaustive Parallel Search (EPS), Guaranteed Throughput (GT), Network-on-Chip (NoC), Guaranteed throughputs, High performance switches, Mesh architecture, Minimal path, Network on chip, Parallel search, Search Algorithms, Learning algorithms, Microprocessor chips, Servers, VLSI circuits, Programmable logic controllers
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-150641DOI: 10.1109/SOCC.2011.6085123ISI: 000298082000033Scopus ID: 2-s2.0-84255175718ISBN: 9781457716164 (print)OAI: oai:DiVA.org:kth-150641DiVA: diva2:746841
Conference
24th IEEE International System on Chip Conference, SOCC 2011, 26-28 September 2011, Taipei, Taiwan
Note

QC 20140915

Available from: 2014-09-15 Created: 2014-09-08 Last updated: 2014-09-15Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopuspaper

Authority records BETA

Liu, Shaoteng

Search in DiVA

By author/editor
Tabatabaei, ShaghayeghsadatMustafa, Naveed UlIjaz, HamzaAslam, Haris BinLiu, ShaotengJantsch, Axel
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 51 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf