A gentle introduction to system verification
2005 (English)In: New trends in software methodologies, tools and techniques, Amsterdam: IOS Press, 2005, 173-193 p.Conference paper (Refereed)
Verification is an important instrument in the analysis of systems. Roughly, this means that requirements and designs are analyzed formally to determine their relationships. Various candidates for formalizing system development and integration have been proposed. However, a major obstacle is that these introduce non-standard objects and formalisms, leading to severe confusion. This is because these models often are unnecessarily complicated with several disadvantages regarding semantics as well as complexity. While avoiding the mathematical details as far as possible, we present some basic verification ideas using a simple language Such as predicate logic and demonstrate how this can be used for defining and analyzing static and dynamic requirement fulfillment by designs as well as for detecting conflicts. The formalities can be found in the appendix.
Place, publisher, year, edition, pages
Amsterdam: IOS Press, 2005. 173-193 p.
, Frontiers in Artificial Intelligence and Application, ISSN 0922-6389 ; Vol. 129
IdentifiersURN: urn:nbn:se:kth:diva-148490ISI: 000273277600012ScopusID: 2-s2.0-84860919891ISBN: 978-1-58603-556-3OAI: oai:DiVA.org:kth-148490DiVA: diva2:749941
4th International Conference on New Trends in Software Methodologies, Tools and Techniques, SoMeT_05; Tokyo; Japan; 28 September 2005 through 30 September 2005
QC 201409252014-09-252014-08-082014-09-25Bibliographically approved