Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Exploration of slot allocation for on-chip TDM virtual circuits
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS. Tianjin University of Technology, China.ORCID iD: 0000-0003-0061-3475
2009 (English)In: Proceedings of the 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, IEEE Computer Society, 2009, 127-132 p.Conference paper, Published paper (Refereed)
Abstract [en]

Time-Division-Multiplexing (TDM) Virtual Circuit (VC) has been proposed to guarantee the Quality-of-Service requirements in communication for Network-on-Chip. In this paper, we explore the design space of slot allocation for configuring TDM VCs. Specifically, we investigate different slot assignment schemes, namely, distributed, random and consecutive schemes, which have significant impact on the configurability. We also propose to construct disjoint connected VC sets to effectively reduce the search space. We have realized and integrated them into our VC configuration flow. Our experimental results suggest that the optimal slot allocation cycle equals to the ratio of the link bandwidth to the maximal VC bandwidth, and the distributed slot assignment scheme performs better than the random and consecutive schemes.

Place, publisher, year, edition, pages
IEEE Computer Society, 2009. 127-132 p.
Keyword [en]
Network-on-chip, Quality-of-service, Time division multiplexing, Virtual circuit, Configurability, Design spaces, Link bandwidth, Network on chip, On chips, Search spaces, Significant impacts, Slot allocation, Slot assignment, Air traffic control, Electric network topology, Time division multiple access
National Category
Computer Science Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-152719DOI: 10.1109/DSD.2009.195ISI: 000275715100016Scopus ID: 2-s2.0-74549120898ISBN: 978-076953782-5 (print)OAI: oai:DiVA.org:kth-152719DiVA: diva2:754147
Conference
12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2009, 27 August 2009 through 29 August 2009, Patras, Greece
Note

QC 20141009

Available from: 2014-10-09 Created: 2014-10-01 Last updated: 2014-10-09Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronic, Computer and Software Systems, ECS
Computer ScienceElectrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf