Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Minimal-power, delay-balanced smart repeaters for interconnects in the nanometer regime
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
2006 (English)In: Int. Workshop Syst. Level Interconnect Predict. SLIP, 2006, p. 113-120Conference paper, Published paper (Refereed)
Abstract [en]

In this paper we propose a smart repeater that consumes less energy and is suitable for driving global interconnections in nanometre technologies. When there is coupling between interconnects, the effective capacitance of a given wire is a function not only of the physical geometry, but also the relative switching pattern described by the bits on the wire in question (the victim) and the adjacent wires (aggressors). The drive strength of a traditional repeater is static, resulting in a spread of the propagation delay, with the repeater strength being essentially too much for every bit pattern other than the worst-case pattern. In the proposed SMART repeater, the drive strength is dynamically altered depending on the relative bit pattern, by partitioning it into a Main Driver and Assistant Driver. For a higher effective load capacitance both drivers switch, while for a lower effective capacitance the assistant driver is quiet. By disconnecting part of the repeater when it is not needed, the total load capacitance to the previous stage is reduced, resulting in reduced energy consumption for those instances. It is shown that the potential average saving in energy can be as much 15% with a 18% jitter reduction over a traditional repeater for typical global wire lengths in nanometre technologies.

Place, publisher, year, edition, pages
2006. p. 113-120
Series
International Workshop on System Level Interconnect Prediction, SLIP ; 2006
Keywords [en]
Delay-balanced, Interconnects, Minimal-power, Repeaters, Capacitance, Computational geometry, Energy utilization, Interconnection networks, Nanotechnology, Switching systems, Delay balanced, Global interconnections, Minimal power, Telecommunication repeaters
National Category
Telecommunications
Identifiers
URN: urn:nbn:se:kth:diva-155966Scopus ID: 2-s2.0-33750903686ISBN: 1595932550 (print)ISBN: 9781595932556 (print)OAI: oai:DiVA.org:kth-155966DiVA, id: diva2:766144
Conference
SLIP'06 - 2006 International Workshop on System Level Interconnect Prediction, 4-5 March 2006, Munich, Germany
Note

QC 20141126

Available from: 2014-11-26 Created: 2014-11-17 Last updated: 2016-12-20Bibliographically approved

Open Access in DiVA

No full text in DiVA

Scopus

Search in DiVA

By author/editor
Weerasekera, RoshanZheng, LirongTenhunen, Hannu A.
By organisation
Electronic, Computer and Software Systems, ECS
Telecommunications

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 13 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf