Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
An on-chip low power clock multiplier unit in 0.25 micron technology
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
2005 (English)In: Canadian Conference on Electrical and Computer Engineering, 2005, 1735-1738 p.Conference paper, Published paper (Refereed)
Abstract [en]

A new method to obtain a high frequency clock (1 GHz) from a low frequency reference clock (10 MHz) is presented in this paper. High frequency is achieved using two level sensitive flip-flops. Variable delay lines are used to ensure that the multiplied clock is running in correct frequency. In the newly designed multiplier, the low frequency reference clock itself at every of its falling and rising edge keeps the generated high frequency clock in phase. The clock multiplication is achieved with 82ps peak-to-peak jitter when the generated clock is 1 GHz and consuming 0.822mW power from 2.5 volt power supply. The performance of the multiplication unit is tested on PSPICE using BSIM3v3 model parameters in.25μm CMOS technology.

Place, publisher, year, edition, pages
2005. 1735-1738 p.
Series
Canadian Conference on Electrical and Computer Engineering, ISSN 0840-7789 ; 2005
Keyword [en]
Clock generator, Delay-controlled oscillator, Frequency multiplication, Low skew, Voltage controlled delay line, Clock generators, Voltage controlled delay lines, Electric delay lines, Jitter, Mathematical models, Natural frequencies, Oscillators (electronic), Flip flop circuits
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-156279DOI: 10.1109/CCECE.2005.1557318Scopus ID: 2-s2.0-33751350292OAI: oai:DiVA.org:kth-156279DiVA: diva2:767508
Conference
Canadian Conference on Electrical and Computer Engineering 2005, 1 May 2005 through 4 May 2005, Saskatoon, SK, Canada
Note

QC 20141201

Available from: 2014-12-01 Created: 2014-11-26 Last updated: 2014-12-01Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Weerasekera, Roshan
By organisation
Microelectronics and Information Technology, IMIT
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf