Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A nanocore/CMOS hybrid system-on-Package (SoP) architecture for future nanoelectronic systems
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
KTH, School of Information and Communication Technology (ICT), Microelectronics and Information Technology, IMIT.
2005 (English)In: Nanotechnol. Conf. Trade Show Nanotech Techn. Proc., 2005, 157-160 p.Conference paper, Published paper (Refereed)
Abstract [en]

Recent results showed that when the minimum feature size used in semi-conductor device fabrication moves to sub nanometre scale, several physical and economic limits jeopardize the device behaviour, binary logic, and the lithography techniques currently used. To surpass this "brick-wall" and continue the Moore's Law forever, novel nano-electronic devices are becoming more popular and promising. But, interconnecting nano-devices into complex electronic systems has not yet been demonstrated. In this paper, we propose a Nanocore/CMOS Hybrid System-on-Package (SoP) architecture which is suitable for any emerging nanotechnology.

Place, publisher, year, edition, pages
2005. 157-160 p.
Series
2005 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2005 Technical Proceedings
Keyword [en]
AET cell, Error-tolerant, Hybrid, Nanocore, Nanoelectronic, System-on-package, Adders, Lithography, Nanotechnology, Semiconductor materials, Nanostructured materials
National Category
Nano Technology
Identifiers
URN: urn:nbn:se:kth:diva-156489Scopus ID: 2-s2.0-32044468551ISBN: 0976798522 (print)OAI: oai:DiVA.org:kth-156489DiVA: diva2:768275
Conference
2005 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2005, 8-12 May 2005, Anaheim, CA, USA
Note

QC 20141203

Available from: 2014-12-03 Created: 2014-11-28 Last updated: 2014-12-03Bibliographically approved

Open Access in DiVA

No full text

Scopus

Search in DiVA

By author/editor
Weerasekera, RoshanLiu, JianZheng, LirongTenhunen, Hannu A.
By organisation
Microelectronics and Information Technology, IMIT
Nano Technology

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 18 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf