Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
NeuroCGRA: A CGRA with support for neural networks
KTH, School of Information and Communication Technology (ICT), Electronic Systems. Turku Centre for Computer Science, Finland; University of Turku, Finland.
University of Turku, Finland.
University of Turku, Finland.
KTH, School of Information and Communication Technology (ICT), Electronic Systems. University of Turku, Finland.ORCID iD: 0000-0001-6289-1521
Show others and affiliations
2014 (English)In: Proceedings of the 2014 International Conference on High Performance Computing and Simulation, HPCS 2014, IEEE , 2014, 506-511 p.Conference paper, Published paper (Refereed)
Abstract [en]

Today, Coarse Grained Reconfigurable Architectures (CGRAs) are becoming an increasingly popular implementation platform. In real world applications, the CGRAs are required to simultaneously host processing (e.g. Audio/video acquisition) and estimation (e.g. audio/video/image recognition) tasks. For estimation problems, neural networks, promise a higher efficiency than conventional processing. However, most of the existing CGRAs provide no support for neural networks. To realize realize both neural networks and conventional processing on the same platform, this paper presents NeuroCGRA. NeuroCGRA allows the processing elements and the network to dynamically morph into either conventional CGRA or a neural network, depending on the hosted application. We have chosen the DRRA as a vehicle to study the feasibility and overheads of our approach. Synthesis results reveal that the proposed enhancements incur negligible overheads (4.4% area and 9.1% power) compared to the original DRRA cell.

Place, publisher, year, edition, pages
IEEE , 2014. 506-511 p.
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:kth:diva-160503DOI: 10.1109/HPCSim.2014.6903727ISI: 000361141700065Scopus ID: 2-s2.0-84908631976ISBN: 9781479953127 (print)OAI: oai:DiVA.org:kth-160503DiVA: diva2:789966
Conference
2014 International Conference on High Performance Computing and Simulation, HPCS 2014; Bologna; Italy; 21 July 2014 through 25 July 2014
Note

QC 20150417

Available from: 2015-02-21 Created: 2015-02-21 Last updated: 2016-04-13Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Daneshtalab, MasoudHemani, Ahmed

Search in DiVA

By author/editor
Jafri, Syed Mohammad Asad HassanDaneshtalab, MasoudHemani, AhmedPlosila, JuhaTenhunen, Hannu
By organisation
Electronic Systems
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 56 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf