Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Interfacial layer engineering using thulium silicate/germanate for high-k/metal gate MOSFETs
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0001-6705-1660
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-0333-376X
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0002-5845-3032
2014 (English)In: ECS Transactions: Cancun, Mexico, October 5 – 9, 2014 2014 ECS and SMEQ Joint International Meeting, Electrochemical Society, 2014, no 6, 249-260 p.Conference paper, Published paper (Refereed)
Abstract [en]

Thulium silicate (TmSiO) is considered as high-k interfacial layer in high-k/metal gate stacks, providing advantages in terms of EOT scalability and enhanced inversion layer mobility. In this work, we show that optimized annealing conditions for the TmSiO/HfO2/TiN gate stack provide competitive gate leakage current density, symmetric nFET and pFET threshold voltages, while retaining compatibility with CMOS processing and ∼20% higher electron and hole mobility than literature data on optimized SiOx/HfO2 stacks at EOT as low as 0.65 nm. We also evaluate cleaning procedures to facilitate thulium germanate formation on Ge channel materials and found that HF cleaning optimization is needed to allow thulium germanate formation while keeping surface roughness at an acceptable level.

Place, publisher, year, edition, pages
Electrochemical Society, 2014. no 6, 249-260 p.
Series
ECS Transactions, ISSN 1938-5862 ; 64
Keyword [en]
Field effect transistors, Germanium, Hole mobility, Leakage currents, Logic gates, Silicates, Silicon alloys, Surface roughness, Threshold voltage, Thulium, Channel materials, Cleaning procedures, CMOS processing, Gate leakage current density, High-k/metal gates, Interfacial layer, Literature data, Optimized annealing conditions
National Category
Other Materials Engineering
Identifiers
URN: urn:nbn:se:kth:diva-160674DOI: 10.1149/06406.0249ecstScopus ID: 2-s2.0-84921283600OAI: oai:DiVA.org:kth-160674DiVA: diva2:790886
Conference
6th SiGe, Ge, and Related Compounds: Materials, Processing and Devices Symposium - 2014 ECS and SMEQ Joint International Meeting, Cancun, Mexico, 5 October 2014 through 9 October 2014
Funder
Swedish Foundation for Strategic Research
Note

QC 20150226

Available from: 2015-02-26 Created: 2015-02-26 Last updated: 2015-02-26Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Hellström, Per-ErikDentoni Litta, Eugenio

Search in DiVA

By author/editor
Hellström, Per-ErikDentoni Litta, EugenioÖstling, Mikael
By organisation
Integrated Devices and Circuits
Other Materials Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 27 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf