Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Multiple-Valued Logic in VLSI: Challenges and Opportunities
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.ORCID iD: 0000-0001-7382-9408
1999 (English)In: Proceedings of NORCHIP'99, IEEE conference proceedings, 1999Conference paper, Published paper (Refereed)
Place, publisher, year, edition, pages
IEEE conference proceedings, 1999.
Keyword [en]
Multiple-valued logic, many-valued logic, multi-valued logic, overview
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-165598OAI: oai:DiVA.org:kth-165598DiVA: diva2:808632
Conference
NORCHIP'99
Note

NR 20150507

Available from: 2015-04-29 Created: 2015-04-29 Last updated: 2015-05-07Bibliographically approved

Open Access in DiVA

No full text

Authority records BETA

Dubrova, Elena

Search in DiVA

By author/editor
Dubrova, Elena
By organisation
Electronics and Embedded Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 15 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf