Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
TLM-RTL Equivalence Automated Verification Method and Tool Evaluation: Performed in Ericsson AB
KTH, School of Information and Communication Technology (ICT).
2015 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Raising the abstraction level, from Register Transfer Level (RTL) to Transaction Level

Model (TLM), accelerates the design and simulation speed for Application Specific

Integrated Circuit (ASIC) design in modern industry.

TLM can be used for reference model for RTL in verification process. TLM can also be

used in High Level Synthesis (HLS) as the original model for RTL implementation. With

the development of design automation tools for HLS by big Electronic Design Automation

(EDA) vendors in recent years, it is now possible to generate RTL code from TLM directly

by these fully automated industry commercial tools.

When it comes up to automated ASIC design, the functional consistency between TLM and

RTL is the top task of the verification. Several methodologies are developed or under

development in both industry and research area. Some automated verification tools may

help to greatly reduce the verification effort.

This thesis report has proposed a flow for verifying the functional equivalence between

TLM/SystemC/C code against its corresponding RTL code. The RTL code is the result of

automated HLS from TLM. One commercial tool based on sequential equivalence

checking (SEC) has been evaluated and its limitations have been assessed. The way to

overcome those limitations by complementary verification methods has been scrutinized.

Place, publisher, year, edition, pages
2015. , 65 p.
Series
TRITA-ICT-EX, 2015:6
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-167135OAI: oai:DiVA.org:kth-167135DiVA: diva2:813119
Examiners
Available from: 2015-05-21 Created: 2015-05-21 Last updated: 2017-06-16Bibliographically approved

Open Access in DiVA

fulltext(1494 kB)241 downloads
File information
File name FULLTEXT01.pdfFile size 1494 kBChecksum SHA-512
d8743028a8a81d3f1bce0c6ad27778f5ffccff85bce5e09258c035351f553a4f729d3184f242c9b0db83734182f456884fd6bcc1e8efa8ba52ed5cc2d35fda51
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 241 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 911 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf