Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Towards stochastic delay bound analysis for network-on-chip
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.ORCID iD: 0000-0003-0061-3475
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.ORCID iD: 0000-0001-9448-5595
2015 (English)In: Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014, 2015, 64-71 p.Conference paper, Published paper (Refereed)
Abstract [en]

We propose stochastic performance analysis in order to provide probabilistic quality-of-service guarantees in on-chip packet-switching networks. In contrast to deterministic analysis which gives per-flow absolute delay bound, stochastic analysis derives per-flow probabilistic delay bounding function, which can be used to avoid over-dimensioning network resources. Based on stochastic network calculus, we build a basic analytic model for an on-chip router, propose and exemplify a stochastic performance analysis flow. In experiments, we show the correctness and accuracy of our analysis, and exhibit its potential in enhancing network utilization with a relaxed delay requirement. Moreover, the benefits of such relaxation is demonstrated through a video playback application.

Place, publisher, year, edition, pages
2015. 64-71 p.
Keyword [en]
Calculations, Microprocessor chips, Network-on-chip, Quality of service, Routers, Stochastic models, Stochastic systems, Switching networks, VLSI circuits, Analytic modeling, Bounding functions, Deterministic analysis, Net work utilization, Performance analysis, Quality of service guarantees, Stochastic analysis, Stochastic network calculus, Quality control
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-168333DOI: 10.1109/NOCS.2014.7008763Scopus ID: 2-s2.0-84922539507ISBN: 9781479953479 (print)OAI: oai:DiVA.org:kth-168333DiVA: diva2:818088
Conference
8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014, 17 September 2014 through 19 September 2014
Note

QC 20150608

Available from: 2015-06-08 Created: 2015-06-02 Last updated: 2015-06-08Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, ZhonghaiYao, Yuan

Search in DiVA

By author/editor
Lu, ZhonghaiYao, Yuan
By organisation
Electronics and Embedded Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 25 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf