Change search
ReferencesLink to record
Permanent link

Direct link
Design and Implementation of QoS Packet Scheduling Policies in Hardware
KTH, School of Information and Communication Technology (ICT).
2015 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Network-on-Chip (NoC) is becoming de facto main stream interconnect scheme for today’s and future high performance low power CMPs and MPSoCs. One key challenge is still on predictable Quality-of-Service (QoS), which provides guaranteed delay and bandwidth under dynamic network contention. This thesis implements in Register Transfer Level (RTL) level using VHDL three different scheduling algorithms: WRR (Weighted Round Robin), WFQ (Weighted Fair Queuing) and SCFQ (Self Clock Fair Queueing). The unique design pioneers high flexibility by supporting generic number of flows. The thesis covers theories’ review, design description, simulations and performance analysis. It is synthesised using Synopsys on 40 nm low power technology maintaining promising performance. Finally, analysis of maximum frequency, worst case average delay and normalized fairness index is covered highlighting predictable worse case performance which is with high importance for a wide range of applications.

Place, publisher, year, edition, pages
TRITA-ICT-EX, 2015:57
Keyword [en]
Packet scheduling, WRR, WFQ, SCFQ, Fairness, VHDL
URN: urn:nbn:se:kth:diva-175369OAI: diva2:860580
Available from: 2015-10-13 Created: 2015-10-13 Last updated: 2015-10-13Bibliographically approved

Open Access in DiVA

No full text

By organisation
School of Information and Communication Technology (ICT)

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 119 hits
ReferencesLink to record
Permanent link

Direct link