Design and Implementation of QoS Packet Scheduling Policies in Hardware
Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Network-on-Chip (NoC) is becoming de facto main stream interconnect scheme for today’s and future high performance low power CMPs and MPSoCs. One key challenge is still on predictable Quality-of-Service (QoS), which provides guaranteed delay and bandwidth under dynamic network contention. This thesis implements in Register Transfer Level (RTL) level using VHDL three different scheduling algorithms: WRR (Weighted Round Robin), WFQ (Weighted Fair Queuing) and SCFQ (Self Clock Fair Queueing). The unique design pioneers high flexibility by supporting generic number of flows. The thesis covers theories’ review, design description, simulations and performance analysis. It is synthesised using Synopsys on 40 nm low power technology maintaining promising performance. Finally, analysis of maximum frequency, worst case average delay and normalized fairness index is covered highlighting predictable worse case performance which is with high importance for a wide range of applications.
Place, publisher, year, edition, pages
Packet scheduling, WRR, WFQ, SCFQ, Fairness, VHDL
IdentifiersURN: urn:nbn:se:kth:diva-175369OAI: oai:DiVA.org:kth-175369DiVA: diva2:860580