Change search
ReferencesLink to record
Permanent link

Direct link
Scalable multi-core architectures: Design methodologies and tools
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
2012 (English)Collection (editor) (Other academic)
Abstract [en]

As Moore's law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallelization of the computation and 3D integration technologies lead to distributed memory architectures. This book describes recent research that addresses urgent challenges in many-core architectures and application mapping. It addresses the architectural design of many core chips, memory and data management, power management, design and programming methodologies. It also describes how new techniques have been applied in various industrial case studies.

Place, publisher, year, edition, pages
Springer Science+Business Media B.V., 2012. 1-223 p.
, Scalable Multi-core Architectures: Design Methodologies and Tools
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:kth:diva-176211DOI: 10.1007/978-1-4419-6778-7ScopusID: 2-s2.0-84949179381ISBN: 9781441967787ISBN: 9781441967770OAI: diva2:867710

QC 20151106

Available from: 2015-11-06 Created: 2015-11-02 Last updated: 2015-11-06Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Jantsch, Axel
By organisation
Electronic Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 9 hits
ReferencesLink to record
Permanent link

Direct link